



**EQUIPMENT  
CORPORATION**

# **DRAWING DIRECTORY**

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION"

## **CUSTOMER PRINT SET INDEX**

## SEQUENCE

DRAWING DIRECTORY	B-DD-AR11-0
ANALOG REALTIME SUBSYSTEM	A-PL-AR11-0-0
ACCESSORY LIST	A-AL-AR11-0-1
**WRAP AROUND MAINT. KIT	A-PL-BG5036-0-0
AR11	D-CS-M7809-0-1
WRAP AROUND MODULE	D-CS-G5036-0-1
**CABLE, BC11L	D-UA-BC11L-0-0
SYS. INSTALL./ACCEPT.	A-SP-AR11-0-4
CIRCUIT DESCRIPTIONS	A-SP-AR11-0-5
TROUBLE SHOOTING INFO.	A-SP-AR11-0-6
MULTI-LAYER REWORK STD.	A-SP-7665169-0-0

## SEQUENCE

1

THIS IS PRINT SET 

10

## UNIT VARIATIONS

PRINT SET  
AR11

VAR

**TITLE**

AR11-0

#### **ANALOG REALTIME SUBSYSTEM**

100

\*\*INDICATES OPTION

DEC 16-1325-1062-1A-R472

REVISIONS	CHG. NO.	REV	USED ON OPTION/MODEL				DRN. D. K. CRABBE	DATE 8/30/74	TITLE
							CKD <i>DK Crabbe</i>	DATE 9-9-74	ANALOG REALTIME SUBSYSTEM
							PROJ ENG <i>esse aspiran</i>	DATE 9/9/74	
							PROD <i>7/12/74</i>	DATE 9/10/74	
							FIELD SERV. <i>T. L. L. &amp; O. D. 9/9/74</i>	DATE 9/9/74	
SHEET 1 OF 2			B	CODE DD	NUMBER AR11-Ø			REV	
			DIST						

CUSTOMER PRINT SET		ELECTRICAL						CUSTOMER PRINT SET								
AR11	SET	MFG.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION		OPTION NO./FILE DATE	SET	MFG	DRAWING NO.	REV	NO OF SHT	DESCRIPTION		OPTION NO./FILE DATE
			1 A-PL-AR11-Ø-Ø	-	1	ANALOG REALTIME SUBSYSTEM										
			D-CS-M78Ø9-Ø-1		16	AR11										
			D-CS-G5Ø36-Ø-1		2	WRAP AROUND MODULE										
			A-AL-AR11-Ø-1		1	ACCESSORY LIST										
		X	A-SP-AR11-Ø-2		*	ENGINEERING SPEC.										
		X	A-SP-AR11-Ø-3		*	OPTION CHECKOUT/ACCEPT.										
		X	A-SP-AR11-Ø-4		*	SYS. INSTALL./ACCEPT.										
		X	A-SP-AR11-Ø-5		*	CIRCUIT DESCRIPTIONS										
		X	A-SP-AR11-Ø-6		*	TROUBLESHOOTING INFO.										
		X	A-SP-7665169-Ø-0		*	MULTI-LAYER REWORK STD.										
			** D-UA-BC11L-Ø-Ø		1	CABLE, BC11L										
			** A-PL-BG5036-Ø-Ø		1	WRAP AROUND MAINT. KIT										
		X	B-DD-AR11-TA	-	1	CHECKOUT TESTER										
		X	B-DD-AR11-TB	-	1	BURNIN SYSTEM										
			** INDICATES OPTION													
CUSTOMER PRINT SET CODES		X = PRINT OF DOCUMENT INCLUDED IN PRINT SET C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED						TITLE ANALOG REALTIME SUBSYSTEM				SIZE	CODE	NUMBER	REV	
										SHEET 2 OF 2	B	DD	AR11-Ø			



**DIGITAL EQUIPMENT CORPORATION**  
**MAYNARD, MASSACHUSETTS**

## ACCESSORY LIST

MADE BY D.K.Crab  
DATE 8-19-74

ENG *less discos*  
DATE 8-26-74

be CHECKED *RRC*  
DATE 8-27-

PROD 34.65  
DATE 9-10-

74 SECTION 1

ISSUED

## LEGEND

D	DOCUMENT
DN	DOCUMENT CHANGE NOTICE
PA	PAPER TAPE ASCII
PB	PAPER TAPE BINARY
PM	PAPER TAPE READ-IN-MODE

## QUANTITY / VARIATION

**TITLE Accessory List**  
AR11

ASSY. NO.  
B-DD-AR11-6

SIZE COD  
A AL

NUMBER  
AR11-0-1

REV. ECO NO

**DIGITAL EQUIPMENT CORPORATION**  
**MAYNARD, MASSACHUSETTS**  
**PARTS LIST**

MADE BY D.K.Crabbe  
DATE 8-19-74

DATE 8-26-74  
ENG Jesse Kisean  
DATE

CHECKED



DATE 8-27-19


## SECTION 1

ISSUED SECT  
1

4 AND SPECIFICATIONS, HEREIN, ARE THE  
DIGITAL EQUIPMENT CORPORATION AND SHALL  
NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN  
PART FOR THE MANUFACTURE OR SALE OF  
ANY COMPUTER PRODUCT.  
D 1974 DIGITAL EQUIPMENT CORPORATION

**NOTES:**



FIRST USED ON OPTION MODEL		QTY	REF. DESIGNATION	DRAWN BY		APPROVED BY			
		PARTS LIST							
		ETCH BOARD REV. C							
REVISIONS	ORIGINATED BY	REV.	DRN. L. Beasley	DATE 1-23-74					
			CHNG. 1	DATE 1-23-74					
			ENG. L. Beasley	DATE 2-22-74					
			PROJ. ENG. L. Beasley	DATE 2-22-74					
			PROD. L. Beasley	DATE 2-22-74					
			NEXT HIGHER ASSY						
DEC NO.	EIA NO.	DEC NO.	EIA NO.	SIZE	CODE	NUMBER	REV.		
				D	CS	M 7809-0-1	E		
SEMICONDUCTOR CONVERSION CHART				SHEET	1	OF	16		

AR11

Digitized

DEC POWER INC.  
DAD 136-8

GND AND 5V ARE USUALLY PIN 7 AND 1  
RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.




GND AND 5V ARE USUALLY PIN  
RESPECTIVELY. EXCEPTIONS ARE ST

## IC PIN LOCATIONS

DATE: 08/09/08

DEC POWER INC.  
DAD 126-8

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION. THEY ARE PROVIDED FOR INTERNAL USE ONLY AND MAY NOT BE REPRODUCED, COPIED, OR USED WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.
1		

BAS (BUS ADDRESS SELECT)

TITLE: AR II  
SCALE: NONE  
SHEET: 3 OF 16  
DRAFT: 1  
REV: E  
D/C/S: M7809-0-1

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART, WITHOUT THE WRITTEN MANUFACTURE OR SALE OF ITEM, WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.
8		

## BIO (BUS IN/OUT)

TITLE		SIZE/CODE	NUMBER	REV.
ARII		DCS	M7809-0-1	E
SCALE NONE	SHFT. 4 OF 16	DIST.		

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE COPIED OR DISSEMINATED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © [1974] DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.


DM (DATA IN MULTIPLEXERS)

TITLE		SIZE	CODE	NUMBER	REV.
AR II		D	CS	M7809-Ø-1	E
SCALE	NONE	SIZE	CODE	NUMBER	REV.

DEC FORM NO. 8 DD FORM 1.1 7 6 5 4 3 2 1




"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION




REVISIONS		+5V		BAS INIT L		RTC (RT CLOCK LOGIC)		SIZE CODE		NUMBER		REV.
CHK	CHANGE NO.	REV.										E
SCALE		NONE		SHEET		7 OF 16		DIST.				
INC. FORM NO.												


"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION, AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHIN THE PERIOD OF EXCLUSIVENESS. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE  
PROPERTY OF DIGITAL EQUIPMENT CORPORATION  
SHALL NOT BE REPRODUCED OR COPIED OR USED IN  
OR IN PART AS THE BASIS FOR THE MANUFACTURE OF  
ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



### ADC ( A / D CONTROL )



TITLE AR II		SIZE CODE D CS	NUMBER M7809-0-1	REV. E
SCALE NONE	SHEET 10 OF 16	DIST.		






THIS DRAWING AND SPECIFICATIONS, HERIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASE FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.  
©1975 DIGITAL EQUIPMENT CORPORATION


D



DIL LDY BUF H




DIL LD X BUF H



BIO OUT 06 H

DIL LD DISP LOW H  
BAS INIT L



REVISIONS

CHK CHANGE NO. REV.

1

DIR (DISPLAY REGISTERS)

SCALE NONE

SIZE CODE

NUMBER

REV.

DCS M7809-0-1

E

8

7

6

5

4

3

2

1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129


130

131

132

133

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION, AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.
1		

DEC FORM NO. 5010-104

8

7

6

5

4

3

2

1

DIL (DISPLAY LOGIC)

ARII

TITLE

SCALE

NONE

SHEET

14 OF 16

DIST.

1

D

CS

M7809-0-1

REV.


E



"THE DRAWINGS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF EQUIPMENT, SYSTEMS, OR PROGRAMS. EXCEPT AS PROVIDED IN THE CONTRACT, NO PART OF THIS DRAWING OR SPECIFICATION MAY BE COPIED OR USED BY ANYONE OTHER THAN THE CONTRACTOR."  
COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION"

8 7 6 5 4 3 2 1

3 1-0-6087 M7809-0-1 2



8

7

6

5

4


3

2

1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT AND/OR INFORMATION CONTAINED HEREIN IS PROPRIETARY TO DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

## NOTES:



REF	X-Y COORDINATE HOLE LOCATION	REF	X-Y COORDINATE HOLE LOCATION
REF	ASSEMBLY DRILLING HOLE LAYOUT	REF	3AH-35036-0-5
REF	MODULE ECO HISTORY	REF	BMM-35036-0-6
1	ETCH CIRCUIT BOARD	1	501045
4	C1 THRU C4	4	CAP. .01uF, 100%, 20% DISC
4	C5 THRU C8	5	1001610-01
1	J1	6	CONN. 40 PIN
5	R1,R13 THRU R16	7	1209941
5	RES. 100K VAR 1% (RN55D-1003F)	8	1303044
5	R2,R8,R23,R24,R25	9	1305157
5	RES. 4K 1/4W 1% (RN55D-4001F)	10	1303114
5	R3,R9,R11,R18,R26	11	RES. 1K 1/4W 1% (RN55D-1001F)
2	R4,R7	12	1304855
6	R5,R6,R19 THRU R22	13	1302677
2	RES. 1.992K 1/4W 1% (RN55E-1992B)	14	1309143-10
2	R16,R11	15	RES. 10K POT 3/4W 10% TG PR
2	E1,E2	16	1910298
2	IC DEC 741	17	IC DEC 741
1	EYELET	18	9006732
1	HANDLE FLIP CHIP GREEN	19	9008337-01
1	SW1	20	SWITCH SPDT
4	SPLIT LUGS	21	9006735

D

D

C

C

B

B


A

A

DEC 741	-	-	4	7
IC TYPE	GND	+ 5V	-VCC	+VCC
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE				
IC PIN LOCATIONS				

OTV	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
ETCH BOARD REV B				
1	A. FILZ	2	3	4
2	2. Simmonds 5-14-75	3	4	5
3	G5036-000001	4	5	6
4	CHK	5	6	7
5	CHANGE NO	6	7	8
6	REV	7	8	9
7	REVISIONS	8	9	10
8		9	10	11
9		10	11	12
10		11	12	13
11		12	13	14
12		13	14	15
13		14	15	16
14		15	16	17
15		16	17	18
16		17	18	19
17		18	19	20
18		19	20	21
19		20	21	22
20		21	22	23
21		22	23	24
22		23	24	25
23		24	25	26
24		25	26	27
25		26	27	28
26		27	28	29
27		28	29	30
28		29	30	31
29		30	31	32
30		31	32	33
31		32	33	34
32		33	34	35
33		34	35	36
34		35	36	37
35		36	37	38
36		37	38	39
37		38	39	40
38		39	40	41
39		40	41	42
40		41	42	43
41		42	43	44
42		43	44	45
43		44	45	46
44		45	46	47
45		46	47	48
46		47	48	49
47		48	49	50
48		49	50	51
49		50	51	52
50		51	52	53
51		52	53	54
52		53	54	55
53		54	55	56
54		55	56	57
55		56	57	58
56		57	58	59
57		58	59	60
58		59	60	61
59		60	61	62
60		61	62	63
61		62	63	64
62		63	64	65
63		64	65	66
64		65	66	67
65		66	67	68
66		67	68	69
67		68	69	70
68		69	70	71
69		70	71	72
70		71	72	73
71		72	73	74
72		73	74	75
73		74	75	76
74		75	76	77
75		76	77	78
76		77	78	79
77		78	79	80
78		79	80	81
79		80	81	82
80		81	82	83
81		82	83	84
82		83	84	85
83		84	85	86
84		85	86	87
85		86	87	88
86		87	88	89
87		88	89	90
88		89	90	91
89		90	91	92
90		91	92	93
91		92	93	94
92		93	94	95
93		94	95	96
94		95	96	97
95		96	97	98
96		97	98	99
97		98	99	100
98		99	100	101
99		100	101	102
100		101	102	103
101		102	103	104
102		103	104	105
103		104	105	106
104		105	106	107
105		106	107	108
106		107	108	109
107		108	109	110
108		109	110	111
109		110	111	112
110		111	112	113
111		112	113	114
112		113	114	115
113		114	115	116
114		115	116	117
115		116	117	118
116		117	118	119
117		118	119	120
118		119	120	121
119		120	121	122
120		121	122	123
121		122	123	124
122		123	124	125
123		124	125	126
124		125	126	127
125		126	127	128
126		127	128	129
127		128	129	130
128		129	130	131
129		130	131	132
130		131	132	133
131		132	133	134
132		133	134	135
133		134	135	136
134		135	136	137
135		136	137	138
136		137	138	139
137		138	139	14

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF EQUIPMENT WITHOUT WRITTEN PERMISSION.  
COPYRIGHT ©1974, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO	REV
1		

TITLE: WRAP AROUND  
SCALE: NONE SHEET 2 OF 2 DIST.:

SIZE/CODE: DCS G5236-0-1 REV: B

"THE DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF EQUIPMENT. EXTERIOR CONNECTIONS AND CABLES. COPYRIGHT ©1974, DIGITAL EQUIPMENT CORPORATION"

ITEM NO.	DESCRIPTION		FROM		TO		REMARKS
	AWG	COLOR	CONNECTION	WITH	CONNECTION	WITH	
3	24 TWP	BLK			PI-S	2	LOGIC GND
		BLU			PI-U	2	EXT A/D ST L
		SHIELD			—	—	CUT FLUSH
24 TWP	BLK				—	—	CUT FLUSH
		YEL			PI-U	2	+5V -Q
		SHIELD			—	—	CUT FLUSH
24 TWP	GRN				PI-W	2	A/D CH 00
		BLK					
		SHIELD			SOLDER	PI-MM	2,7
		SHIELD					SEE NOTE 3
24 TWP	BLK						HQ GND
		WHT			PI-TT	2	A/D CH 01
24 TWP	BRN				PI-RR	2	A/D CH 02
		BLK					
		SHIELD			SOLDER	PI-KK	2,7
		SHIELD					SEE NOTE 3
24 TWP	BLK						HQ GND
		RED			PI-NN	2	A/D CH 03
24 TWP	GRN				PI-LL	2	A/D CH 04
		BLK					
		SHIELD			SOLDER	PI-HH	2,7
		SHIELD					SEE NOTE 3
24 TWP	BLK				PI-JJ	2	A/D CH 05
		WHT			PI-FF	2	A/D CH 06
24 TWP	BRN						
		BLK			SOLDER	PI-EE	2,7
		SHIELD					SEE NOTE 3
24 TWP	BLK				PI-DD	2	A/D CH 07
		RED			PI-BB	2	A/D CH 10
24 TWP	YEL						
		BLK			SOLDER	PI-CC	2,7
		SHIELD					SEE NOTE 3
24 TWP	BLK				PI-Z	2	A/D CH 11
		SHIELD					
3	24 TWP	BLU					




VIEW A-A  
SCALE: NONE  
\* NOT USED

WIRE TABLE

WIRE TABLE (CONT.)

ITEM NO.	DESCRIPTION		FROM		TO		REMARKS
	AWG	COLOR	CONNECTION	WITH	CONNECTION	WITH	
3	24 TWP	GRN			PI-X	2	A/D CH 12
		BLK					
		SHIELD			SOLDER	PI-AA	2,7
		—					SEE NOTE 3
24 TWP	WHT				PI-V	2	A/D CH 13
		BRN			PI-T	2	A/D CH 14
24 TWP	BLK						
		SHIELD			SOLDER	PI-Y	2,7
		—					SEE NOTE 3
24 TWP	RED				PI-R	2	A/D CH 15
		YEL			PI-N	2	A/D CH 16
24 TWP	BLU						
		SHIELD			SOLDER	PI-W	2,7
		—					SEE NOTE 3
24 TWP	GRN				PI-L	2	A/D CH 17
		BLK			PI-A	2	WRITE THR.
24 TWP	BLK				PI-B	2	DIST CHAN J2
		SHIELD					CUT FLUSH
24 TWP	WHT				PI-C	2	ERAS.
		BRN			PI-D	2	INTENSIFY
24 TWP	BLK						CUT FLUSH
		SHIELD			PI-E	2	NON STORE
24 TWP	RED				PI-H	2	ERASE RET.
		YEL					CUT FLUSH
24 TWP	BLK				PI-P	2	LOGIC GND
		SHIELD					CUT FLUSH
24 TWP	YEL				PI-F	2	X OUT
		BLK					
3	24 TWP	BLU			SOLDER	PI-M	2,7
		SHIELD					SEE NOTE 3
		—			SOLDER	PI-K	2,7
		BLK					SEE NOTE 3
3	24 TWP	BLU			PI-J	2	Y OUT



BC11L-20	20 FT. ± 3.0IN	20FT.3IN ± 3IN
NUMBER	DIM 'X'	DIM 'Y'(REF)
VARIATION		

## LEGEND

DIMENSIONAL TOLERANCE		
DIMENSIONS ARE MILLIMETERS INCHES UNLESS OTHERWISE SPECIFIED		
MM	± 0.10	0.005 ± 0.005
MM	± 0.05	0.002 ± 0.002
MM	± 0.02	0.001 ± 0.001
THIRD ANGLE PROJECTION		
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY ✓		
MATERIAL SEE PARTS - ST		
FINISH		

PARTS LIST		ITEM NO.
QTY.	DESCRIPTION	
1	LAF L T S C L 20 FT	10
1	A/R CABLE MARKERS	9
1	A/R TUBING, SHRINK BLK	8
1	A/R WIRE, 22 AWG IPVC BLK	7
1	A/R CABLE TIE	6
1	A/R CABLE TIE	5
1	1 STRAIN RELIEF	4
1	A/R CABLE, BELDEN 8778	3
38	PIN, BELL 4770-6	2
1	CONN. HOUSING, 40 PIN	1
PARTS LIST		
digitel		
CABLE, BC11L		
BC11L-0-0		

REVISIONS	CHANGE NO.	REV.
CHN	BC11L-0-0	A
2	2	2
1	1	1
0	0	0

MFG FORM NO. DDC FORM 100-2

REV. A

NOTES:

1. PLACE CABLE TIES APPROXIMATELY EVERY 10 IN. AND WHEREVER INDICATED.
2. USE ITEM #9 (CABLE MARKERS) TO IDENTIFY CABLES BY NUMBER. POSITION APPROXIMATELY 2FT. FROM EACH END.
3. BLACK WIRE (FROM \*24 TWP) AND SHIELD TO BE CUT APPROXIMATELY .7" FROM CABLE INSULATION. BLACK WIRE (STRIPPED) AND SHIELD TO BE TWISTED AND SOLDERED TO BLACK IPVC (ITEM #7, APPROXIMATELY 12' LG.)

&lt;/div

DIGITAL EQUIPMENT CORPORATION						
MAYNARD, MASSACHUSETTS						
ENGINEERING SPECIFICATION						
TITLE AR11 System Installation/Acceptance Procedure						
DATE 9/26/74						
REVISIONS						
REV	DESCRIPTION	CHG NO.	ORIG	DATE	APPD BY	DATE
TABLE OF CONTENTS						
1.0	SCOPE	2				
2.0	AR11 MOUNTING/CONFIGURATION CONSIDERATIONS	2				
2.1	Hex SPC Slots	2				
2.2	Proximity	3				
2.3	Cabling	3				
2.4	Bus Addresses	3				
2.5	Vectors	4				
3.0	AR11 INSTALLATION	4				
4.0	AR11 ACCEPTANCE	7				
4.1	Test Flow	7				
4.2	Equipment and Diagnostics Required	8				
4.3	Logic Test	9				
4.4	Analog Tests (Wraparound)	10				
4.5	Analog Tests (Non-wraparound)	13				
4.6	Scope Control Test	17				
4.7	DEC/X11 System Integration Test	18				
5.0	AFTER ACCEPTANCE	18				

ENG 1000-1000-9/26/74 APP 1000-1000-9/26/74  
DEC 16-1022-1022-N370 DRA 108  
1000-1000-9/26/74  
1000-1000-9/26/74



ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure		TITLE AR11 System Installation/Acceptance Procedure	
1.0 SCOPE		This procedure covers the installation and acceptance of an AR11 in a PDP11 system. It is anticipated that the procedure will be used in one of the following situations:	
2.0 AR11 MOUNTING/CONFIGURATION CONSIDERATIONS		1.1 Installation and acceptance of an AR11 on a PDP11 system in an in-house FA & T system integration area.	
2.1 Hex SPC Slots		1.2 Add-on installation and acceptance of an AR11 on a PDP11 system upon installation of a PDP11 system in the field.	
2.2 Proximity		1.3 Acceptance of an AR11 on a new PDP11 system upon installation at a customer site.	
2.3 Cabling		1.4 On-going AR11 verification testing at intervals over the life of a given system.	
2.4 Bus Addresses		2.0 AR11 MOUNTING/CONFIGURATION CONSIDERATIONS	
2.5 Vectors		2.1 The AR11 is a one-module option which interfaces with a PDP11 through a hex SPC slot. A hex SPC slot is one of the following:	
3.0 AR11 INSTALLATION		2.1.1 One of the two middle slots of a DD11-B, C or E four-slot prewired system unit.	
4.0 AR11 ACCEPTANCE		2.1.2 One of the seven middle slots of a DD11-D or F nine-slot prewired double system unit.	
4.1 Test Flow		2.1.3 Any processor-mounted SPC slot with physical room for a hex module.	
4.2 Equipment and Diagnostics Required		2.0 AR11 MOUNTING/CONFIGURATION CONSIDERATIONS	
4.3 Logic Test		2.1 The AR11 is a one-module option which interfaces with a PDP11 through a hex SPC slot. A hex SPC slot is one of the following:	
4.4 Analog Tests (Wraparound)		2.1.1 One of the two middle slots of a DD11-B, C or E four-slot prewired system unit.	
4.5 Analog Tests (Non-wraparound)		2.1.2 One of the seven middle slots of a DD11-D or F nine-slot prewired double system unit.	
4.6 Scope Control Test		2.1.3 Any processor-mounted SPC slot with physical room for a hex module.	
4.7 DEC/X11 System Integration Test		2.0 AR11 MOUNTING/CONFIGURATION CONSIDERATIONS	
5.0 AFTER ACCEPTANCE		2.1 The AR11 is a one-module option which interfaces with a PDP11 through a hex SPC slot. A hex SPC slot is one of the following:	

ENG 1000-1000-9/26/74	APP 1000-1000-9/26/74	SIZE	CODE	NUMBER	REV
DEC 16-1022-1022-N370	DRA 108	A	SP	AR11-0-4	


SHEET 3 OF 19

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure		TITLE AR11 System Installation/Acceptance Procedure	
2.2 The AR11 may be mounted in any hex SPC slot and will operate within specification with no configuration restrictions whatsoever regarding physical proximity to processor, memory, or other options.		AR11's automatically, provided that the AR11's occupy a sequential block of addresses 2 $\delta$ apart, and provided that the address following the last AR11 is unused. For example, in a system with a single AR11 at 770400, the address 770420 should not be used; a system with three AR11's should have the AR11's at 770400, 770420 and 770440, with the address 770460 unused. If, in configuring a system, it is necessary to use the address which is 2 $\delta$ higher than the last AR11 address, patches will be necessary to diagnostics Test I and Test III, and these diagnostics will then test only one AR11 at a time. (See section 4 for patches)	
2.3 Cabling		2.5 Vectors	
The AR11 is interfaced to the outside world by means of either a BCOB-R flat cable to an H322 distribution panel, a BC11-L Berg-to-open-end cable, or a user-built cable. In either of the latter two cases, in a 10 $\frac{1}{2}$ " or 5 $\frac{1}{2}$ " mounting box, the next slot (on the component side of the AR11) should not contain another hex SPC module, in order to leave room for the AR11 cable to double back and exit past the top of the module.		The AR11 vector space may start in increments of 2 $\delta$ up to a maximum of 76 $\delta$ by means of switches on the module. The preferred vector is 34 $\delta$ . Use of any other vector will necessitate patches to the AR11 diagnostics, as well as to system software which supports the AR11. For AR11 diagnostics Test I and Test III to work properly with multiple AR11's in a system, the AR11 vectors should be in sequential order, 2 $\delta$ apart. For example, in a system with three AR11's at 770400, 770420, and 770440, the vectors should be 34 $\delta$ , 36 $\delta$ and 40 $\delta$ respectively.	
2.4 Bus Addresses		3.0 AR11 INSTALLATION	
The AR11 starting address may be set at any address between 760000 and 777760 (in increments of 2 $\delta$ ) by means of a jumper and switches on the module. The preferred starting address is 770400. Use of any other starting address will necessitate patches to the AR11 diagnostics, as well as to system software (such as RT-11 lab applications and SPARTA) which supports the AR11. The AR11 diagnostics (Test I - logic and Test III - wraparound) support multiple		3.1 Based on the above considerations, choose a hex SPC mounting slot, starting address, and vector for the AR11 to be installed.	
DEC 16-1022-1022-N370		DEC 16-1022-1022-N370	
DRA 108		DRA 108	

SHEET 4 OF 19

ENGINEERING SPECIFICATION ■ CONTINUATION SHEET																	
TITLE AR11 System Installation/Acceptance Procedure																	
3.2 Set up the starting address in the following manner:																	
3.2.1 For addresses between 7700000 and 777760, leave W4 connected. For addresses between 760000 and 767760, disconnect W4 and connect W4A.																	
3.2.2 Set up address switches (S1) per figure 1 and figure 2. Switches are set "on" for a '0' and "off" for a '1'.																	
<p>ex: </p> <p>Figure 1: AR11 Address Selection</p>																	
3.3.3 Example																	
To set up starting address 7704000, leave W4 connected, set all S1 switches "on" except for the bit 8 switch.																	
 <p>Figure 2: Switch Locations</p>																	
<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>SP</td> <td>AR11-0-4</td> <td></td> </tr> <tr> <td colspan="4">DEC FORM NO DEC 16-1881-1022-N370</td> </tr> <tr> <td colspan="4">DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-4		DEC FORM NO DEC 16-1881-1022-N370				DRA 108			
SIZE	CODE	NUMBER	REV														
A	SP	AR11-0-4															
DEC FORM NO DEC 16-1881-1022-N370																	
DRA 108																	
<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>SP</td> <td>AR11-0-4</td> <td></td> </tr> <tr> <td colspan="4">DEC FORM NO DEC 16-1881-1022-N370</td> </tr> <tr> <td colspan="4">DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-4		DEC FORM NO DEC 16-1881-1022-N370				DRA 108			
SIZE	CODE	NUMBER	REV														
A	SP	AR11-0-4															
DEC FORM NO DEC 16-1881-1022-N370																	
DRA 108																	

ENGINEERING SPECIFICATION ■ CONTINUATION SHEET																	
TITLE AR11 System Installation/Acceptance Procedure																	
3.3 Set up the vector in the following manner:																	
3.3.1 Set up vector switches (S2) per figure 2 and figure 3.																	
3.3.2 Example																	
To set up a vector of 340, the bit 7, 6, and 5 switches are "on" and the bit 8 and 4 switches are "off".																	
3.4 Re-install the covers on switch-packs S1 and S2.																	
3.5 Install the module in the selected hex SPC slot.																	
3.6 If the system contains an H322 signal distribution panel, connect the AR11 and H322 by means of a BC38-R Berg-to-Berg cable. If the system includes a BC1-L Berg-to-Berg end cable, do not install the cable at this time. Instead, install the BC38-R cable which is to be used with the G5036 wraparound module for acceptance testing. The BC1-L is to be installed upon completion of acceptance testing.																	
3.7 Install the 17-00021 electromagnetic shields on both sides of the AR11.																	
<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>SP</td> <td>AR11-0-4</td> <td></td> </tr> <tr> <td colspan="4">DEC FORM NO DEC 16-1881-1022-N370</td> </tr> <tr> <td colspan="4">DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-4		DEC FORM NO DEC 16-1881-1022-N370				DRA 108			
SIZE	CODE	NUMBER	REV														
A	SP	AR11-0-4															
DEC FORM NO DEC 16-1881-1022-N370																	
DRA 108																	



ENGINEERING SPECIFICATION ■ CONTINUATION SHEET																	
TITLE AR11 System Installation/Acceptance Procedure																	
In every case, AR11 acceptance begins with a complete test of the AR11 logic, described in section 4.3 below.																	
If a G5036 wraparound module is available, the preferred path is taken for analog testing, described in section 4.4 below. This is the normal path taken for in-house acceptance, field installation acceptance, and on-going AR11 analog verification testing by field service personnel and by users who have purchased the G5036 maintenance kit. The analog testing path described in section 4.5 below is for on-going AR11 analog verification testing by users who have not purchased the G5036 maintenance kit.																	
The scope control test, described in section 4.6, is to be run on those systems in which the AR11 is interfaced to an XY display scope or storage scope.																	
The DEC/X11 system interaction test, described in section 4.7, is to be run on all systems with AR11. The AR11 DEC/X11 module tests for the presence of the wraparound module and chooses one of two routines accordingly. If the G5036 wraparound module is available, it should be connected to the AR11 during DEC/X11 testing.																	
However, DEC/X11 can be run without the wraparound module without sacrificing validity, by users who have not purchased the G5036 maintenance kit.																	
4.2 Equipment and Diagnostics Required																	
4.2.1 PDP11 system, with AR11 and console device.																	
<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>SP</td> <td>AR11-0-4</td> <td></td> </tr> <tr> <td colspan="4">DEC FORM NO DEC 16-1881-1022-N370</td> </tr> <tr> <td colspan="4">DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-4		DEC FORM NO DEC 16-1881-1022-N370				DRA 108			
SIZE	CODE	NUMBER	REV														
A	SP	AR11-0-4															
DEC FORM NO DEC 16-1881-1022-N370																	
DRA 108																	

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
						CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure							
4.2.2 Calibrated DC Voltage Source EDC model MV116 or equivalent.							
4.2.3 BG5036 maintenance kit: *							
4.2.3.1 G5036 wraparound module							
4.2.3.2 BC08-R Berg-to-Berg cable							
4.2.4 MAINDEC-11-DZARA-A AR11 Test I (logic)							
4.2.5 MAINDEC-11-DZARB-A AR11 Test II (analog)							
4.2.6 MAINDEC-11-DZARC-A AR11 Test III (wraparound) *							
4.2.7 MAINDEC-11-DXARA-A AR11 DEC/X11 module							
*Not required for user's on-going verification testing							
4.3 Logic Test							
Load and run the logic test diagnostic MAINDEC-11-DZARA-A.							
Under the following conditions, no patches are required: First (or only) AR11 at address 7704400, vector at 340; additional AR11 addresses and vectors 20 apart and sequential, e.g. 7704420 and 360, 770440 and 400, etc.; address 20 higher than last AR11 address unused. e.g. 7704420 in system with one AR11, 7704460 in system with three AR11's. Otherwise, patch:							
a) 1360/ AR11 starting address (first AR11)							
b) 1362/ AR11 vector (first AR11)							
c) 1526/ 5003 ; inhibit testing more than one AR11.							
Without patch (c), the diagnostic automatically tests all the AR11's installed in the system (with sequential addresses 20 apart).							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	AR11-0-4		A	SP	AR11-0-4	
DEC FORM NO DEC 16 (381)-1022-N370				DEC FORM NO DEC 16 (381)-1022-N370			
DRA 108				DRA 108			
SHEET 9 OF 19							

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
						CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure							
apart) in each pass. The diagnostic must complete at least three passes without error with iterations or ten passes without error without iterations (SW1 = 1).							
4.4 Analog Tests (using G5036 wraparound module)							
4.4.1 For each AR11 in the system connect the AR11 to a G5036 wraparound module by means of a BC08-R Berg-to-Berg cable. For AR11's which are interfaced to H322 signal distribution panels, the BC08-R cable which normally connects to the H322 should be disconnected from the H322 and connected to the G5036. For AR11's without an H322, the BC08-R cable should come out of the processor box and cabinet. Maximum BC08-R cable length should be 12 feet.							
*Important Note: The BC08-R cable should be connected "upside-down" at the G5036 end, i.e. A to VV rather than A to A.							
4.4.2 Set the switch on the G5036 module to the "E" position. Connect the EDC voltage source signal output to the "E" split lug on the G5036. Connect the EDC voltage source return to the "G" split lug on the G5036. The EDC should be floating to avoid ground loops. The EDC leads should be short and shielded if possible. The EDC output is now connected to the AR11 A/D channel # input.							
4.4.3 Load the analog test diagnostic MAINDEC-11-DZARB-A. This diagnostic only tests one AR11 at a time. For an AR11 at address 7704400 and vector 340, no patches are needed.							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	AR11-0-4		A	SP	AR11-0-4	
DEC FORM NO DEC 16 (381)-1022-N370				DEC FORM NO DEC 16 (381)-1022-N370			
DRA 108				DRA 108			
SHEET 10 OF 19							

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
						CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure							
Otherwise, patch:							
a) 1204/ AR11 starting address							
b) 1206/ AR11 vector							
Start the program at location 200, select test C (calibration test), and when requested, type 'I' for internal A/D starts. Set SW1# = 1 to force console printout of the converted value. Select channel # bipolar by leaving all other front console switches at 0.							
Set up the EDC for the input voltage indicated in column A and monitor the conversion result. It should be the value in column B, with a +1 tolerance.							
A	B			A	B		
-1.875 Volts	0200 +1	0100 +1	1600 +1	-1.875 Volts	0200 +1	0100 +1	1600 +1
+1.875 Volts							
4.4.4 Set the switch on the G5036 module back to the "0" position. The AR11 A/D channel # input now sees a ground.							
the desired input for wraparound testing. The EDC may now be disconnected.							
4.4.5 Load and run the wraparound diagnostic MAINDEC-11-DZARC-A.							
A. No patches are required if the following conditions are met. First (or only) AR11 at address 7704400, vector at 340: additional AR11 addresses and vectors 20 apart and sequential. e.g. 770440 and 360, 770440 and 400, etc.: address 20 higher than							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	AR11-0-4		A	SP	AR11-0-4	
DEC FORM NO DEC 16 (381)-1022-N370				DEC FORM NO DEC 16 (381)-1022-N370			
DRA 108				DRA 108			
SHEET 11 OF 19							

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
						CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure							
last AR11 address unused, e.g. 770440 in systems with one AR11, 770460 in system with three AR11's. Otherwise, patch:							
a) 1334 / AR11 starting address (first AR11)							
b) 1336 / AR11 vector (first AR11)							
c) 1454 / 5003 ; inhibit testing more than one AR11.							
Without patch (c), the diagnostic automatically tests all the AR11's installed in the system (with sequential addresses 20 apart) in each pass. The diagnostic must complete at least two passes without error.							
The wraparound diagnostic tests the following:							
a) Scope intensify pulse, A/D external start							
b) Storage scope hand-shaking logic-erase return, etc.							
c) Scope control output logic high and low levels							
d) Analog power supply levels							
e) Functional check on all 16 channels of A/D input							
f) A/D input bias current							
g) Calibration of XD/A vs. A/D, YD/A vs. A/D							
h) Linearity of XD/A vs. A/D, YD/A vs. A/D							
i) Differential Linearity of A/D, XD/A, YD/A							
j) A/D inter-channel settling, plus full-scale and minus full-scale							
k) Noise levels - rms and peak - A/D bipolar, A/D unit-polar, XD/A, YD/A							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	AR11-0-4		A	SP	AR11-0-4	
DEC FORM NO DEC 16 (381)-1022-N370				DEC FORM NO DEC 16 (381)-1022-N370			
DRA 108				DRA 108			
SHEET 12 OF 19							

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure			
<p>1) Offset - A/D bipolar, A/D unipolar, XD/A, YD/A</p> <p>Numerical results of the above tests can be printed out, for the edification of the test operator, by setting front console SW12 = 1.</p> <p>4.5 Non-wraparound Analog Tests</p> <p>This section may be performed in lieu of section 4.4 for ongoing AR11 analog verification testing by users who have not purchased the BG5036 maintenance kit.</p> <p>4.5.1 Load the analog test diagnostic MAINDEC-11-DZARB-A. This diagnostic tests only one AR11 at a time. For an AR11 at address 770400 and vector 340, no patches are needed. Otherwise, patch:</p> <ul style="list-style-type: none"> <li>a) 1204 / AR11 starting address</li> <li>b) 1206 / AR11 vector</li> </ul> <p>4.5.2 A/D Calibration and Linearity</p> <p>Start the program at location 200. select Test C (calibration test), and when requested, type 'I' for internal A/D starts. If the AR11 is interfaced to a scope, the results will appear on the screen. If the AR11 is not interfaced to a scope, set front console SW12 = 1 to force console printout of the converted values.</p> <p>Connect the EDC output to the input of the A/D channel</p>			
DEC FORM NO DEC 16-1381-1022-N370 DRA 108	SHEET 13 OF 19	SIZE CODE NUMBER	REV
A	SP	AR11-0-4	19

ENGINEERING SPECIFICATION		CONTINUATION SHEET																												
TITLE AR11 System Installation/Acceptance Procedure																														
<p>to be tested. Connect the EDC return to one of the A/D input grounds. The EDC should be floating to avoid ground loops. The EDC leads should be short and shielded if possible. Select the desired A/D input channel using front console SW03:SW04.</p> <p>Set up the EDC for each input voltage indicated in column A and monitor the conversion result. It should be the value in column B, with a <math>\pm 1</math> tolerance.</p> <table style="margin-left: 100px; border-collapse: collapse;"> <tr> <th style="text-align: center;">A</th> <th style="text-align: center;">B</th> <th style="text-align: center;">C</th> </tr> <tr> <td style="text-align: center;">-2.500 Volts</td> <td style="text-align: center;">0.000</td> <td style="text-align: center;">0</td> </tr> <tr> <td style="text-align: center;">-1.875 Volts</td> <td style="text-align: center;">0.260</td> <td style="text-align: center;">+.625 Volts</td> </tr> <tr> <td style="text-align: center;">-1.250 Volts</td> <td style="text-align: center;">0.460</td> <td style="text-align: center;">+1.250 Volts</td> </tr> <tr> <td style="text-align: center;">-.625 Volts</td> <td style="text-align: center;">0.660</td> <td style="text-align: center;">+1.875 Volts</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1.000</td> <td style="text-align: center;">+2.500 Volts</td> </tr> <tr> <td style="text-align: center;">+.625 Volts</td> <td style="text-align: center;">1.260</td> <td style="text-align: center;">+3.125 Volts</td> </tr> <tr> <td style="text-align: center;">+1.250 Volts</td> <td style="text-align: center;">1.460</td> <td style="text-align: center;">+3.750 Volts</td> </tr> <tr> <td style="text-align: center;">+1.875 Volts</td> <td style="text-align: center;">1.660</td> <td style="text-align: center;">+4.375 Volts</td> </tr> </table> <p>Set front console SW05 = 1, for unipolar input range.</p> <p>Set up the EDC for each input voltage indicated in column C and monitor the conversion result. It should be the value in column B, with a <math>\pm 1</math> tolerance.</p> <p>4.5.3 A/D Noise</p> <p>The AR11 A/D's noise level can be measured in one of two manners. Each involves a burst of 512 conversions. If the average of the 512 conversions is centered within a nominal-width (1 LSB) state, the "tails" of the noise distribution can be observed in the (average +1) and (average -1) states. For</p>				A	B	C	-2.500 Volts	0.000	0	-1.875 Volts	0.260	+.625 Volts	-1.250 Volts	0.460	+1.250 Volts	-.625 Volts	0.660	+1.875 Volts	0	1.000	+2.500 Volts	+.625 Volts	1.260	+3.125 Volts	+1.250 Volts	1.460	+3.750 Volts	+1.875 Volts	1.660	+4.375 Volts
A	B	C																												
-2.500 Volts	0.000	0																												
-1.875 Volts	0.260	+.625 Volts																												
-1.250 Volts	0.460	+1.250 Volts																												
-.625 Volts	0.660	+1.875 Volts																												
0	1.000	+2.500 Volts																												
+.625 Volts	1.260	+3.125 Volts																												
+1.250 Volts	1.460	+3.750 Volts																												
+1.875 Volts	1.660	+4.375 Volts																												
DEC FORM NO DEC 16-1381-1022-N370 DRA 108	SHEET 14 OF 19	SIZE CODE NUMBER	REV																											
A	SP	AR11-0-4	19																											

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 System Installation/Acceptance Procedure			
<p>require the AR11 to be interfaced to a scope.</p> <p>Select Test D (repeatability test), and when requested, select the desired channel, and select a count spread of 0, to force printouts of all distributions.</p> <p>Connect the EDC to the desired channel as in section 4.5.2 above. Observe the distributions printed out, and adjust the EDC voltage such that the distribution is centered in the "Av" state, with equal numbers of conversions in the "+1" and "-1" columns. The number in the "Av" column must be 490 or greater.</p> <p>4.5.4 Inter-channel Setting</p> <p>Inter-channel settling is tested by connecting two voltages which are at opposite ends of the A/D input range to two different channels. For example, connect -2.4 Volts to the channel 0 input and +2.4 Volts to the channel 1 input and run with bipolar input range (+2.5 Volts) by selecting channels 0 and 1, or connect +1 Volts to the channel 0 input and +4.9 Volts to the channel 1 input and run with unipolar input range (0 to +5 Volts) by selecting channels 4 and 41. In the following description, it is assumed that -2.4 Volts and +2.4 Volts are connected to channels 0 and 1.</p> <p>Select Test E (recovery test), and when requested, type "0, 1" for the positive settling test and "1, 0" for the negative settling test. A series of eight conversion values is</p>			
DEC FORM NO DEC 16-1381-1022-N370 DRA 108	SHEET 15 OF 19	SIZE CODE NUMBER	REV
A	SP	AR11-0-4	19

CONTINUATION SHEET			
TITLE AR11 System Installation/Acceptance Procedure			
<p>run with bipolar input range (+2.5 Volts) by selecting channels 0 and 1, or connect +1 Volts to the channel 0 input and +4.9 Volts to the channel 1 input and run with unipolar input range (0 to +5 Volts) by selecting channels 4 and 41. In the following description, it is assumed that -2.4 Volts and +2.4 Volts are connected to channels 0 and 1.</p> <p>Select Test E (recovery test), and when requested, type "0, 1" for the positive settling test and "1, 0" for the negative settling test. A series of eight conversion values is</p>			
DEC FORM NO DEC 16-1381-1022-N370 DRA 108	SHEET 16 OF 19	SIZE CODE NUMBER	REV
A	SP	AR11-0-4	19

ENGINEERING SPECIFICATION		CONTINUATION SHEET									
TITLE AR11 System Installation/Acceptance Procedure											
<p>then typed out. In each case, the first value typed out should be within one count of the average of the remaining seven values. (If the remaining seven values are on the borderline between two states, change the input voltage by 2.5 mV and repeat the test.)</p> <p>4.6 Scope Control Test</p> <p>This test is done only if the AR11 is interfaced to an oscilloscope. The analog test diagnostic MAINDEC-11-DZARB-A must be loaded (and patched for proper address and vector if necessary) per section 4.5.1 above. Select Test B (display).</p> <p>The program will loop through the following eight "pictures": horizontal line, vertical line, square, X, settling test square wave, character set, channel 1 - channel 2, descending horizontal line. Observe these pictures for linearity, dot spacing, and lack of noise or jitter.</p> <p>Set SW08 = 1 to select a fixed "picture". Set SW02 = 1 to select the settling test square wave. With SW07 = 0 observe settling in the horizontal direction; with SW07 = 1 observe settling in the vertical direction. Maximum settling error should be "1 dot".</p> <p>If the scope which is interfaced to the AR11 is a VR14, with SW08 = 1, set SW02:00 = 6. With the VR14 switched to "both", "Channel 1" and "Channel 2" should appear on the screen. With the</p>											
		<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>SP</td> <td>AR11-0-4</td> <td></td> </tr> </tbody> </table> <p>DEC FORM NO DEC 16-1381-1022-N370 DRA 108</p>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-4	
SIZE	CODE	NUMBER	REV								
A	SP	AR11-0-4									

ENGINEERING SPECIFICATION		CONTINUATION SHEET									
TITLE AR11 System Installation/Acceptance Procedure											
<p>VR14 switched to "channel 1", "channel 1" should appear on the screen; likewise for "channel 2".</p> <p>4.7 DEC/X11 System Integration Test</p> <p>The system exerciser is configured using the AR11 exerciser module MAINDEC-11-DXARA-A along with modules for all other options present. The G5036 wraparound module should be installed per section 4.4.1 above. The AR11 exerciser measures (and compares to spec limits) rms and peak noise levels on A/D, X D/A, and Y D/A. All A/D conversions are started on clock overflow after a random number has been loaded into the clock buffer register. Since the system is being exercised in the background at the time the A/D conversions start, the noise levels measured are true worst case levels, under conditions of full system interaction.</p> <p>For purposes of on-going verification testing by a user who has not purchased the BG5036 maintenance kit, the DEC/X11 module may be run without wraparound. Under this condition, the program senses the absence of the G5036 wraparound module and goes to a routine which takes conversions on each of the 16 channels and displays them on the screen of the scope driven by the AR11. Each channel is displayed in turn for about three seconds.</p> <p>5.0 AFTER ACCEPTANCE</p> <p>5.1 Remove the G5036 wraparound module. It is not shipped with the AR11.</p>											
		<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>SP</td> <td>AR11-0-4</td> <td></td> </tr> </tbody> </table> <p>DEC FORM NO DEC 16-1381-1022-N370 DRA 108</p>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-4	
SIZE	CODE	NUMBER	REV								
A	SP	AR11-0-4									

## ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE AR11 System Installation/Acceptance Procedure

5.2 If the system includes an H322 signal distribution panel, reconnect the BC08-R cable to the H322. If the system does not include an H322, remove the BC08-R cable. It is not shipped.

5.3 If the system includes a BC11-L cable, it should be installed at this time. If the AR11 is in a new version 10½" or 5½" mounting box, so that the BC11-L cable cannot go straight out the back, the BC11-L cable must double back and exit past the top of the module.

5.4 Verify that all items on the AR11 accessory list A-AR11-0-1 are present and properly packed for shipment.

SIZE	CODE	NUMBER	REV
A	SP	AR11-0-4	

DEC FORM NO DEC 16-1381-1022-N370  
SHEET 19 OF 19

<b>DIGITAL EQUIPMENT CORPORATION</b>						
MAYNARD, MASSACHUSETTS						
<b>ENGINEERING SPECIFICATION</b>						
TITLE ARII Circuit Description						
DATE 9/16/74						
REVISIONS						
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

Without written permission, drawings and specifications herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture, sale or lease of items.

<b>ENGINEERING SPECIFICATION</b>		<b>CONTINUATION SHEET</b>	
TITLE ARII Circuit Description		TITLE ARII Circuit Description	
DATE 9/16/74		DATE 9/16/74	
REVISIONS		REVISIONS	
REV	DESCRIPTION	CHG NO	ORIG

1.0 INTRODUCTION

1.1 The ARII is a one-module real-time analog subsystem that interfaces with the PDP-11 family of computers via a hex SPC slot. Included on the ARII module are the following:

- 1.1.1 Bus Control, with switch-selectable address.
- 1.1.2 Interrupt Control, with switch-selectable vector.
- 1.1.3 A/D Converter, with 16-channel multiplexer and sample-and-hold.
- 1.1.4 Real-time Clock, with five crystal-based frequencies, external input, and an 8-bit counter.
- 1.1.5 Display Control, with two 10-bit D/A converters.
- 1.1.6 Analog Power Supply.

1.2 The following material should be referenced when using this document:

- 1.2.1 M7809 (ARII) circuit schematics D-CS-N7809-01.
- 1.2.2 ARII User's Guide DEC-11-HARUG-A-D
- 1.2.3 PDP11 Processor Handbook
- 1.2.4 Manufacturer's manual for XY display scope or storage scope being used with the ARII.

1.3 Reading M7809 Prints

At the bottom right corner of each M7809 circuit schematic page is the page title, e.g. BAS (BUS ADDRESS SELECT). The symbol preceding the parentheses is the page mnemonic. Each

DEC FORM NO 16-1381-1022-N-370	SIZE	CODE	NUMBER	REV
DRA 108	A	SP	ARI1-0-5	43

<b>ENGINEERING SPECIFICATION</b>		<b>CONTINUATION SHEET</b>	
TITLE ARII Circuit Description		TITLE ARII Circuit Description	
DATE 9/16/74		DATE 9/16/74	
REVISIONS		REVISIONS	
REV	DESCRIPTION	CHG NO	ORIG

1.2.1 M7809 (ARII) circuit schematics D-CS-N7809-01.

The "exclusive or" output is high when A04 through A01 match the switch address. When this occurs, and the E62-3 output is high, the ARII has recognized its address, and BAS ENABLE L is asserted. The E62-3 output is high with BUS MSYN L asserted and 770XXX (W2 connected) or 76XXXX (W2A connected) on the bus address lines. Thus, as a function of the address switches, the ARII can have any address from 760000 through 767760 with W2A connected and from 770000 through 777760 with W2 connected.

2.1 Bus Address Select

The purpose of the bus address select logic is to recognize one of the eight ARII register addresses on the Unibus address lines, select the register for input or output data transfer upon receipt of MSYN L from the processor, and to acknowledge receipt of MSYN L by sending SYN L back to the processor.

Bus address lines A17 L through A01 L are used to recognize that one of eight ARII registers is being addressed. Bus address lines A03 L through A01 L are decoded to determine which of these eight registers is being addressed. BUS A00 L is used to determine high or low byte within the word, in conjunction with BUS C00 L, which is low for a computer output byte operation and high for an output word operation.

BUS A11 L through A04 L are compared with the state of the address select switches using "exclusive or" circuits E87 and E94.

DEC FORM NO 16-1381-1022-N-370	SIZE	CODE	NUMBER	REV
DRA 108	A	SP	ARI1-0-5	43




Figure 1: ARII Address Selection

Location of the address switches on the module is shown in figure 2. The switches are set "on" for a 0 and "off" for a 1, i.e. to set up 770400, all switches are "on" except for the bit 8 switch.

DEC FORM NO 16-1381-1022-N-370	SIZE	CODE	NUMBER	REV
DRA 108	A	SP	ARI1-0-5	43

DEC FORM NO 16-1381-1022-N-370	SIZE	CODE	NUMBER	REV
DRA 108	A	SP	ARI1-0-5	43




Figure 2: Switch Location

When BAS ENABLE L is asserted, the address decoder E74 is enabled. As a function of address lines BAS A03H through BAS A01H, E74 selects one of the eight ARI1 registers and asserts the corresponding select line, per Table 1.

After a delay of approximately 75 nsec, determined by the (R1 + R2) C1 time constant, BAS ENABLE L causes the slave synch line SYN L to be asserted, informing the processor that the selected data has been received or is present on the data lines.

BUS INIT L is buffered to produce BAS INIT L, BAS B INIT L, and BAS INIT H, which clear all the registers and flags, with the exception of the scope control ready flag. This INIT signal occurs

DEC FORM NO DEC 16-1381-1022-N370

## ENGINEERING SPECIFICATION ■ CONTINUATION SHEET

TITLE ARI1 Circuit Description

On start key depression, power up, or RESET instruction.

TABLE 1: REGISTER ADDRESSES		
A03 H	A02 H	A01 H
L	L	L
L	L	H
L	H	L
H	L	L
H	H	H
H	H	L
H	H	H

2.2 Bus In/Out

The Unibus has bidirectional data paths, which are interfaced to the ARI1 using 8641 (8838) receiver/transmitter chips. The outputs of the data multiplexers (DM BIT #H, DM BIT #1 H, etc.) are impressed on the Unibus data lines (BUS D#0 L, BUS D#1 L, etc.) for computer input operations. This occurs when BAS IN L and BAS ENABLE L are asserted, signifying an input operation when the ARI1 has recognized its address.

The data lines enter the ARI1 from the Unibus through the inverters, and become the BIO OUT XX H signals.

2.3 Data In Multiplexers

The DATA IN MULTIPLEXERS use 74151 and 74157 multiplexer chips to sort out the data from the eight different registers. The selected register outputs become the DM BIT XX H signals, which are passed on to the Unibus by the BUS IN/OUT logic.

DEC FORM NO DEC 16-1381-1022-N370

## ENGINEERING SPECIFICATION ■ CONTINUATION SHEET

TITLE ARI1 Circuit Description

initiates a 100-nsec. delay through E92, Q3, and E83. Before the end of this delay, FF1A (1) H goes high, so that E83-1 holds the bus grant output low at the end of the delay (i.e. the bus grant stops at the interrupting device and is not passed on). If the A/D had not been the interrupting device, FF1A would be held at # due to INT A H being low, FF1A (1) H would be low, and at the end of the 100-nsec. delay, the bus grant BG6 would be passed on (IV BG 6 PASS, to the INT B circuitry).

When FF1A is set, since FF2A is still at #, pins 8 and 9 of E83 are both high, causing BUS SACK L to go low. This indicates to the processor that the bus grant has been received. The processor then removes the bus grant so that BG6 IN H goes low. This causes a positive transition at E82-12 which sets FF2A.

With both FF1A and FF2A set, E83-13 goes low, asserting BUS BBSY L, indicating that the interrupting device has taken control of the bus. At the same time, E74-6 goes low, which, through E37, enables E95 and E96. This gates the interrupt vector address onto the BUS D#8-D#2 lines and asserts BUS INTR L.

The processor responds with BUS SSYN L when it has received the vector. This signal goes through E89 to reset the A INT flip-flop (IV A INT DONE L). This causes ADC INT A H to go low, so that E71-11 is high, so that when ADC INT A H goes high (A/D interrupt), BR6 L goes low, and FF1A and FF2A both are reset. Resetting FF1A and FF2A removes the vector from the bus, disqualifies BUS BBSY L and BUS INTR L, and returns the circuitry to its original state.

Flip-flops FF1A and FF2A start out in the cleared (zero) state, since the interrupt line ADC INT A H has been low. Therefore, E84-5 is high, so that when ADC INT A H goes high (A/D interrupt), BR6 L goes low, requesting an interrupt on priority level 6. Some time later, the interrupt request is granted, and BG6 H goes high. BG6 H is buffered by E91, so that E91-3 goes high. This transition sets FF1A, and

DEC FORM NO DEC 16-1381-1022-N370

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
The starting interrupt vector may be set in increments of 2 $\delta$ up to a maximum of 76 $\delta$ , using S2. Vector selection is illustrated in figure 3:			
<p>Switch Selectable</p>			

Figure 3: AR11 Vector Address Selection

Location of the vector switches on the module is shown in figure 2. The switches are set "on" for a 1 and "off" for a 0 (note that this is opposite to the address switches), i.e. to set up a vector of 34 $\delta$ , bits 7, 6 and 5 are "on" and bits 8 and 4 are "off".

Bits 3 and 2 are gated onto the bus by E96 as a function of which of the three interrupts is active.

#### 4.0 REAL-TIME CLOCK

The real-time clock consists of a free-running 1 MHz crystal oscillator circuit, a series of four decade counter dividers to generate additional frequencies of 100 kHz, 10 kHz, 1 kHz, and 100 Hz, a multiplexer to select a single frequency for input to a counter, and three registers (clock preset buffer, clock counter, and status).

DEC FORM NO	DEC 16-1381-1022-4370	SIZE	CODE	NUMBER	REV
DRA 108		A	SP	AR11-0-5	
				SHEET 9 OF 43	

DEC FORM NO	DEC 16-1381-1022-4370	SIZE	CODE	NUMBER	REV
DRA 108		A	SP	AR11-0-5	
				SHEET 9 OF 43	

ENGINEERING SPECIFICATION	CONTINUATION SHEET
TITLE AR11 Circuit Description	

auxiliary clock input. One of these frequencies is selected according to the rate select bits (RTC RATE 0 (1) H, RATE 1 (1) H and RATE 2 (1) H) on E97 pins 11, 10 and 9. The selected rate appears in inverted form on the pin 6 output ( $\bar{F}$ ) of the E97 multiplexer. Since the signals from the divider chain are low-going pulses ( $\frac{1}{2}$   $\mu$ sec), the signal on E97-6 is a positive pulse. Under normal conditions, E90-7 is high, so that the multiplexer output goes through E90 and appears as a low-going pulse RTC CLK OUT L, which is the input to the clock counter. If BAS MINT CLK CTR L is low, E90 serves to "stretch" the RTC CLK OUT L pulse, to prevent the counter from changing state while it is being read by the processor.

4.3 Clock Counter and Buffer

The clock counter is an 8-bit presettable counter register consisting of 74193 4-bit up/down counters E40 and E41, used in the upcount mode. Count input is RTC CLK OUT L, on E40 pin 5. Every 16th count, E40-12 propagates the signal into the E41 pin 5 input. The counter register is cleared on INIT, and loaded from the preset register on RTC LD CLK CNTR L, which occurs on overflow in continuous interval mode (mode 1) or when the clock buffer is loaded when the clock is disabled.

DEC FORM NO	DEC 16-1381-1022-4370	SIZE	CODE	NUMBER	REV
DRA 108		A	SP	AR11-0-5	
				SHEET 11 OF 43	

ENGINEERING SPECIFICATION	CONTINUATION SHEET
TITLE AR11 Circuit Description	

4.1 Crystal Oscillator	
<p>The oscillator consists of two 8640 gates, connected as inverters with ac-coupled inputs and resistive feedback in a cross-coupled configuration through the 1 MHz crystal. The crystal acts as a low impedance only at 1 MHz and as a high-impedance at all other frequencies. Consequently, at 1 MHz, the two gates are set up in a cross-coupled configuration and oscillation occurs.</p> <p>The output signal RTC PS CLK, available on TP C, is a clean TTL 1 MHz signal. This signal is used directly as a power supply clock, and gated in E81 by the enable counter signal RTC ENA CNTR (1) L before going to the dividers. When the counter is not enabled (RTC ENA CNTR (1) L is high) the counter output can be simulated by the maintenance signal RTC TEST COUNTER H through E81.</p>	

4.2 Divider Chain and Multiplexer	
<p>The 1 MHz signal is used to generate 100 kHz, 10 kHz, 1 kHz and 100 Hz signals using 74190 decade up/down counters E98 through E101, running in the upcount mode. Each counter increments on the low-to-high transition of the pin 14 input. The pin 13 output goes low when the pin 14 input is low and the counter state is 9, providing a low pulse to the next stage.</p> <p>The five crystal-based frequencies generated in this manner go to the multiplexer E97, along with the external input and bits 7, 6 and 5 are "on" and bits 8 and 4 are "off".</p>	

4.3 Clock Counter and Buffer	
<p>The clock counter is an 8-bit presettable counter register consisting of 74193 4-bit up/down counters E40 and E41, used in the upcount mode. Count input is RTC CLK OUT L, on E40 pin 5. Every 16th count, E40-12 propagates the signal into the E41 pin 5 input. The counter register is cleared on INIT, and loaded from the preset register on RTC LD CLK CNTR L, which occurs on overflow in continuous interval mode (mode 1) or when the clock buffer is loaded when the clock is disabled.</p>	

4.4 Clock Status Register	
<p>The clock status register is a read/write register whose bits control the functions performed by the clock. The high byte of</p>	

4.5 RTC Status Register	
<p>DEC FORM NO DEC 16-1381-1022-4370</p>	

4.6 RTC Preset Register	
<p>DEC FORM NO DEC 16-1381-1022-4370</p>	

4.7 RTC Preset Buffer	
<p>DEC FORM NO DEC 16-1381-1022-4370</p>	



4.8 RTC Test Register	
<p>DEC FORM NO DEC 16-1381-1022-4370</p>	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description	AR11 Circuit Description	
this register consists of one-half of E58 (bit 15) and E75 (bits 8, 11 and 14). The high byte is loaded on a pulse from E57-10, the and function of BAS CLK STAT L and BAS OUT HIGH L. The low byte of this register consists of one-half of E58 (bit 7), one half of E70 (bit 0), and E76 (bits 1, 2, 3 and 6). The low byte is loaded on RTC LD CLK LOW H, E57-4, the and function of BAS CLK STAT L and BAS OUT LOW L.			
Bit 15, the external flag, is loaded from BIO OUT 15 H when the register is loaded. It is set by the external signal ADC EXT ST (1) L and reset by BAS B INIT L. Bit 14, part of the 74175 E75, is loaded from BIO OUT 14 H. When bit 14 = 1, E68 is enabled to set the clock interrupt flip-flop E70 on the occurrence of the external input ADC EXT ST (1) L. Bit 11, RTC TEST COUNTER H, is used for maintenance purposes to test the clock divider chain.	Bit 8, clock mode, determines whether the clock is in continuous interval mode (1) or single interval mode (0).		
Bits 3, 2, and 1, part of the 74175 E76, are loaded from BIO OUT 03:01 H when the low byte of the register is loaded. These bits determine the selected rate according to Table 2.	Bit 6, also part of E76, is used by E68 to enable the clock overflow to cause an interrupt.		
		SIZE	CODE
		A	SP
		NUMBER	REV
		AR11-0-5	
DEC FORM NO DEC 16-(381)-1022-N-370	13	43	
DRA 108	SHEET	OF	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description	AR11 Circuit Description	
The analog power supply is shown on page 8 of the M789/9 schematic, labelled HQP (High Quality Power). The power supply is a dc-to-dc converter, which develops +14V dc (nominal) from the +5V logic supply. Instead of using a step-up transformer, the power supply uses diodes and capacitors in an extension of the basic voltage doubler technique.			
5.0 ANALOG POWER			
Bit 7, the clock done flag, is loaded from BIO OUT 07 H when the low byte of the register is loaded. It is set by RTC CLK OVFLW L and reset by BAS INIT L. Bit 0, the clock enable bit, is loaded from BIO OUT 00 H when the low byte of the register is loaded. It is reset from E69-10, the or function of BAS INIT H and clock overflow in single interval mode, from E69-1.			
5.1 Voltage Doublers			
A basic voltage doubler is shown in Figure 4. Its input	SIZE	CODE	REV
	A	SP	
	NUMBER	REV	
	AR11-0-5		
DEC FORM NO DEC 16-(381)-1022-N-370	14	43	
DRA 108	SHEET	OF	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description	AR11 Circuit Description	
In the next half-cycle, we are back to the beginning, with $V_{in}$ at ground and D1 conducting, charging C1. At this time, $V_1$ is at +4.3 volts, and D2 is back-biased. The output voltage remains at +8.6 volts, i.e. we have transformed the +5V input to a +8.6 volt output. Note that if we ignore the two diode drops, we have effectively doubled the input voltage. A good way of looking at the process is that the circuit represents a "bucket brigade". During one half-cycle, charge is passed to C1 through D1. During the next half-cycle, charge is then transferred from C1 to C2			
		SIZE	CODE
		A	SP
		NUMBER	REV
		AR11-0-5	
DEC FORM NO DEC 16-(381)-1022-N-370	15	43	
DRA 108	SHEET	OF	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description	AR11 Circuit Description	
The signal RTC PS CLK, a 1 MHz (1 $\mu$ sec) square wave, is applied to pin 14 of E49, a 7493 divide-by-16 counter. The most significant bit of this counter is applied through E48 to the input of flip-flop E45, whose outputs are square waves with a 32- $\mu$ sec. period. During each half-cycle of the 32- $\mu$ sec square wave, the 7493 E49 counts from 0 to 15, remaining in each state for 1 $\mu$ sec. The 7420 E37 decodes the 15 state, so that its pin 8 output goes low for the last microsecond of each half cycle. This			
5.2 Square Wave Driver			
The 5V square wave input voltage for the AR11 power supply is produced by transistors Q5 and Q6. Transistor Q5 is a PNP which pulls the voltage down to ground. In such circuits, with both active pullup and active pulldown, it is important to guarantee that the two transistors are never on at the same time, even for an instant during switching. This is especially difficult since in general transistors turn off more slowly than they turn on. In the AR11, to guarantee that one turns off before the other turns on, a full 1- $\mu$ sec interval is allowed.			
		SIZE	CODE
		A	SP
		NUMBER	REV
		AR11-0-5	
DEC FORM NO DEC 16-(381)-1022-N-370	16	43	
DRA 108	SHEET	OF	



The +10V square wave at the collectors of Q8 and Q9 is the input signal for the output diode-capacitor chains. By following an analysis similar to that of section 5.1, allowing roughly .75 Volts for each diode drop, but ignoring the effect of zener diodes D13 and D14, output voltages in the range of  $\pm 16$  Volts to  $\pm 17$  Volts are arrived at, which would be somewhat higher than desired. However, zener diodes D13 and D14 (whose nominal values add to 15V) act as a regulating negative feedback loop. As the minus supply becomes more negative than -14 Volts, the zeners begin to turn on. This "steals" base drive current from Q9 when it is on, keeping Q9 out of hard saturation and thereby dropping the magnitude of the Q8-Q9 output square wave. This negative feedback loop automatically adjusts the square wave voltage so as to maintain the negative output near -14 Volts. Since the positive supply is also based on the same square wave, it also ends up near +14 Volts.



The two outputs are "smoothed" by LC filters (L2-C25, C24 on the minus side; L1-C21, C23 on the plus side) with a break frequency of roughly 4 kHz, which tend to reduce the ripple and remove high frequency components present due to the switching transistors.

The M7809's digital and analog grounds are connected in the middle layer at a single point near the return (ground) end of



6.0 ANALOG BIAS CURRENT SOURCES  
All analog circuitry in the ARI1 is biased by means of current sources, in order to be immune to variations in power supply voltage. The current sources are all shown on page 9 of the M7809 schematics, ABS (Analog Bias Sources).

The reference upon which all the current sources are based is D49, a 1N825 6.2V reference zener diode. This zener is specified to have minimum thermal drift when run at a current level of 7.5 mA. A simplified version of ABS is shown in Figure 6, in which Q14 through Q19, Q28 and Q29 have been combined as a single transistor Q<sub>A</sub>, and Q25 through Q27 and Q74 have been combined as Q<sub>B</sub>.



SHEET 20 OF 43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Circuit Description			
<p>In analyzing this circuit, we start at zener diode D49, and assume that it is operating at 6.2volts, its nominal value. Transistor Q13 has base and collector tied together, so that its base-emitter (b-e) junction acts as a diode. Since the Q13 b-e drop matches the b-e drop of Q12, there is also 6.2 Volts across R74 and R75. Potentiometer R75 is adjusted so that <math>I_e = 6.2/ (R74 + R75) = 3.2 \text{ mA}</math>. Consequently, the collector of Q12 is a 3.2 mA current source, as shown in figure 5. This current goes through R78 and Q21 and appears as I1 at the collector of Q21. Along the way, it sets up a 3 volt drop across the 910-ohm R78. Since the b-e drops of Q21 and Q20 match, we also have 3 Volts across the 2K R77. This causes the collector of Q20 to be a 1.5 mA source (R88) of 1.1K. Q24 becomes a 1 mA current source. This 1 mA goes to ground through D26 and D50, thereby setting up voltages of .7 Volts and 1.4 Volts for use on pages 11 and 12 of the M7809 schematics. Likewise, the 1.1 Volts across the emitter resistor of Q28 (actually R89, R90, R91, R105) sets up current sources I7, I8, I9, and I12, which total 5 mA. This 5 mA, the 1 mA in Q24, and the 1.5 mA in Q20, combine to make the desired 1 mA in Q28.</p>			
SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5	43
SHEET 21 OF 43			

DEC FORM NO DEC 16-1081-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Circuit Description			
<p>7.5 mA in D49, the reference zener. Since the Q13 b-e drop matches the b-e drop of Q4 we have 6.2 Volts across the emitter resistor of Q4 (actually R83 + R171, R84 + R172, R85 + R173, R86 + R174, R87, R92, R93). This sets up current sources I2, I3, I4, I5, I6, I10 and I11.</p>			
7.0 SCOPE CONTROL.			
<p>The scope control circuitry is shown on four pages of the M7809 schematic: p. 13 DIL (Display Registers), p. 14 DIL (Display Logic), p. 15 DACK and p. 16 DACY. Since the X and Y D/A converters are identical, only the X D/A converter will be described.</p>			
7.1 DIR (Display Registers)			
<p>The X Buffer Register consists of 74175 E7 (bits 6-9) and 74174 E8 (bits 0-5). It is loaded from BIO OUT <math>\#9, \#0, H</math> on DIL LD Y BUF H, and cleared on BAS INIT L.</p>			
<p>Since the 74174 IC has its outputs available only in (1) H form, 7404 hex inverters E3 and E9 are employed to provide Y5 through Y8 and X5 through X8 in (1) L form for use by the D/A converters.</p>			
<p>Display Status Register bits 9-11 are contained in 74175 E13.</p>			
SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5	43
SHEET 22 OF 43			

DEC FORM NO DEC 16-1081-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Circuit Description			
<p>They are loaded from BIO OUT 11:09 H on DIL LD DISP HIGH H, and cleared on BAS INIT L. Bits 9, 10, and 11 are CH02 STORE, and WRITE THRU. CH02 H is inverted by open collector inverter E15, pulled up to +5V by R115 and output through J1-B as CH02 L. STORE (1) L is inverted by E15 and output through J1-E as NON STORE L (note the inversion). WRITE THRU H is inverted by E15 and output through J1-A as WRITE THRU L.</p>			
<p>Display Status Register bits 2, 3 and 6 are contained in 74175 E14. They are loaded from BIO OUT 02, 03 and 06 H on DIL LD DISP LOW H, and cleared on BAS INIT L. Bits 2 and 3 are DIR DISP MODE # (1) H and MODE 1 (1) H, used on the display logic page to control the intensification mode. Bit 6 is DIR DISP INT ENA (1) H, used on the display logic page to enable an interrupt upon completion of intensification of a point.</p>			
7.2 DIL (Display Logic)			
<p>The display logic page contains scope intensification circuitry, storage scope, erase controls, ready (done) bit, interrupt control, and gates which generate load pulses for the various display registers.</p>			
<p>On the left side of the page, the load pulses are generated by E19 and E24, using the register select and output byte signals from the BAS (Bus Address Select) page.</p>			
<p>A scope intensification pulse is generated (after appropriate delay) under the following conditions:</p>			
SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5	43
SHEET 23 OF 43			

DEC FORM NO DEC 16-1081-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Circuit Description			
<p>INTENSIFICATION MODE 1 (1) H MODE # (1) H CONDITION</p>			
MODE	BIT 3	BIT 2	
	0	0	Set bit #
1	0	1	Load X
2	1	0	Load Y
3	1	1	Load X or Load Y

TABLE 3: Intensification Modes

These conditions are decoded by 7453 E20. For example, if we are in mode 2, MODE 1 (1) H is high, so that when we get LD Y BUF H (Load Y buffer register) pins 1 and 13 of E20 are both high, and pin 8 goes low. The low on E20-8 causes a high on E15-2 which causes two things to happen: the signal causes a low on E19-10, which resets E25, the ready (done) flip-flop. It also fires one-shot E21. The resultant E21 delay is to provide time for the D/A outputs and scope beam to settle before intensifying the point on the scope. The E21 delay is nominally 20  $\mu$ sec, but can be set to 80  $\mu$ sec for slow storage scope applications by connecting W3. At the end of the E21 delay, a low-to-high transition occurs on E21-4, which fires the other one-shot in E21. This one-shot determines the intensification pulse duration-nominally 2  $\mu$ sec, but jumperable to 6  $\mu$ sec for slow storage scopes by means of W6. Either the high or low output of the second one-shot can be applied to E15-13 as a function of whether W4A or W4 is connected, depending on whether a high or low intensification

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Circuit Description			
SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5	43
SHEET 24 OF 43			

DEC FORM NO DEC 16-1081-1022-N370  
DRA 108

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
TITLE ARI1 Circuit Description							
<p>pulse is desired. After the E15 inversion, the pulse is applied to the base of Q51, which amplifies and re-inverts the pulse for output to the scope. Q52 acts as a 20 mA current source pulldown for the output pulse. The output pulse is clamped at 3.3 Volts by zener diode D32, or at 1.4 Volts by diodes D33 and D34 if W5 is connected. The high-going intensification pulse from E21-5 passes through E19 and sets the ready (done) flip-flop E25 on its trailing edge.</p> <p>Bit 12 of the Display Status Register is implemented by the erase flip-flop E23. It is loaded from BIO OUT 12 H on the DIL 1D DISP HIGH H pulse. Setting the Erase flip-flop initiates two actions: ERASE (1) H resets the ready (done) flip-flop E25 through E19, and the inverted (through E15) erase signal DIL ERASE L is applied to the external storage scope through J1-C. The storage scope responds with a low signal ERASE RET L on J1-H. This turns off Q53, so that DIL ERASE CLR H is pulled up to +5V through R121. ERASE CLR H goes through E24 and resets the Erase flip-flop E23 through pin 1. After the interval of time necessary to erase its screen (typically one-half second), the storage scope brings ERASE RET L back to a high voltage level. This turns on Q53, bringing DIL ERASE CLR H low. The resulting low-to-high transition on E19-13 sets the ready (done) flip-flop E25.</p> <p>When DIR DISP INT ENA (1) H is high, the display interrupt is enabled. In this case, setting the ready (done) flip-flop.</p>							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5		A	SP	ARI1-0-5	
DEC FORM NO DEC 16-1381-1022-N370 DRA 108				DEC FORM NO DEC 16-1381-1022-N370 DRA 108			
SHEET 25 OF 43				SHEET 25 OF 43			

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
TITLE ARI1 Circuit Description							
<p>as a result of either an intensification pulse or completion of an erase operation, sets the display interrupt flip-flop E25.</p> <p>The resulting interrupt signal DIL INT C H is processed by the IV circuitry. Upon completion of the interrupt, IV DISP INT DONE H resets E25 through E24. Both the erase and interrupt flip-flops are also reset by BAS INT H, acting through E24.</p>							
7.3 D/A Converters							
<p>The following description applies to both the X and Y D/A converters, which are identical. Designations of components and signal names apply to the X D/A, page 15 of the N7809 prints.</p> <p>The D/A converter consists of a 10-bit converter with high output impedance (about 8K) plus a buffer amplifier to lower the output impedance and provide the current needed to drive the capacitive load of the cable to the scope.</p>							
7.3.1 Converter							
<p>The converter consists of an 8-bit current-output IC D/A (bits #7), two discrete component higher-order current sources (bits 8 and 9) and an offsetting current source I4 (.625 mA), working in conjunction with precision resistors R148, R140, R141 and R145 to give a +5 Volt output.</p> <p>The IC D/A E10 is powered from DACK +5V HQ, which is the +5 Volt power line filtered by L3 and (C34 + C35). Reference current for this D/A is ABS I2-3.27 mA, running into pin 13.</p>							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5		A	SP	ARI1-0-5	
DEC FORM NO DEC 16-1381-1022-N370 DRA 108				DEC FORM NO DEC 16-1381-1022-N370 DRA 108			
SHEET 26 OF 43				SHEET 26 OF 43			

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
TITLE ARI1 Circuit Description							
<p>Consequently, its full scale output current (all logic inputs-pins 5 through 12 - high) is 3.27 mA. Resistance seen by this output current is R145 = 768 ohms. Consequently, bits #7 have a total weight of (3.27 mA) (768 ohms) = 2.5 Volts, or one-quarter of full-scale.</p> <p>Now let's examine the two high-order current sources. Assume that X9 (1) L and X8 (1) L are both high, so that E16-2 and -12 are low, and therefore Q54 and Q55 are both off. Voltage reference ABS VB2 is set up on the ABS page-it is 4 Volts plus one transistor b-e drop above the -14V HQ supply. Consequently, the emitters of Q58 and Q59 are at 4 Volts above the -14 VHQ supply. It is important to note that this voltage tracks along with the negative supply, so that the voltage across (R136 + R139) and across (R137 + R138) is a constant 4 Volts, independent of the exact level of the negative supply voltage. The values of (R136 + R139) and (R137 + R138) are adjusted so that 1.25 mA current flows in the output line of each current source. Because of the high-current-gain complementary NPN-PNP configuration, Q58 and Q59 base currents are negligible. The 1.25 mA output current from the bit 8 source (Q59, Q57) sees a resistance of (R141 + R145), approximately 2K. Consequently bit 8 has a weight of (1.25 mA) (2K) = 2.5 Volts, or one quarter of full-scale. The 1.25 mA output current from the bit 9 source</p>							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5		A	SP	ARI1-0-5	
DEC FORM NO DEC 16-1381-1022-N370 DRA 108				DEC FORM NO DEC 16-1381-1022-N370 DRA 108			
SHEET 27 OF 43				SHEET 27 OF 43			

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
TITLE ARI1 Circuit Description							
<p>(Q58, Q56) sees a resistance of (R140 + R141 + R145), approximately 4K, so that bit 9 has a weight of (1.25 mA) (4K) = 5V, or one-half of full-scale.</p> <p>Assume an all 1's (1777) input to the D/A. DIR X9 (1) L and X8 (1) L are now low, so that E16-2 and -12 are high, and Q54 and Q55 are on. In this case, the Q54 and Q55 emitters clamp at +.7 Volts, leaving 4.3 Volts across R130 and R131. Q54 and Q55 become current sources, with a value I = (4.3V/3K) = 1.43 mA.</p> <p>Since this current is greater than 1.25 mA, all the current from (R136 + R139) and (R137 + R138) is "stolen", Q58 and Q59 turn off, and the bit 9 and bit 8 currents are zero.</p> <p>Since the input is all 1's, E10-5 through -12 are all low, so that the E10-4 output current is also zero. This leaves only I4 - 625 mA flowing. I4 goes to ground through (R148 + R140 + R141 + R145), approximately 8K. Consequently, the voltage at the base of Q61 during the 1777 condition is (.625 mA) (8K) = +5 Volts.</p> <p>If we go to all 0's, Q54 and Q55 turn off, allowing the 1.25 mA bit 8 and bit 9 current sources to turn on. E10-5 through -12 are now all high, so that the E10-4 output current is 3.27 mA. These sum up linearly, giving a voltage (as seen at the base of Q61) of +5V (due to I4) - 5V (due to bit 9) - 2.5V (due to bit 8) - 2.5V (due to bits #7) = -5 Volts.</p>							
SIZE	CODE	NUMBER	REV	SIZE	CODE	NUMBER	REV
A	SP	ARI1-0-5		A	SP	ARI1-0-5	
DEC FORM NO DEC 16-1381-1022-N370 DRA 108				DEC FORM NO DEC 16-1381-1022-N370 DRA 108			
SHEET 28 OF 43				SHEET 28 OF 43			

ENGINEERING SPECIFICATION				CONTINUATION SHEET																											
TITLE		AR11 Circuit Description		TITLE		AR11 Circuit Description																									
<p>Note that the all 0's case, with -5 Volts output, actually represents all bit currents <u>on</u>, and the all 1's case, with +5 Volts output, actually represents all bit currents <u>off</u>, with only the offset current I4 on. Since the circuit is linear, any digital combination between 0000 and 1111 results in the proper corresponding voltage between -5 Volts and +5 Volts.</p> <p>The impedance seen at the base of Q61 is the sum of R148 + R140 + R141 + R145, or 8K. If W<sub>X</sub> is shorted, this 8K is now in parallel with (R134 + R135) = 886 ohms, for a resulting equivalent resistance of 800 ohms. Since this is exactly one-tenth of the original 8K, shorting W<sub>X</sub> has resulted in one-tenth the output voltage range, or <math>\pm .5</math> Volts. Connecting a resistor in place of W<sub>X</sub> can result in any resistance desired between 8K and 800 ohms, and therefore in any voltage range desired between <math>\pm 5</math> Volts and <math>\pm .5</math> Volts.</p> <p><b>7.3.2 Buffer Amplifier</b></p> <p>The voltage seen at the base of Q61 has 8K source impedance, and is therefore unsuitable for output drive. To provide output drive, a buffer amplifier consisting of Q61, Q62 and Q63 is provided.</p> <p>Bias current for this buffer amplifier is I10, a 1 mA current source. If the input voltage (Q61-base) equals the</p>				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">SHEET 29 OF 43</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		SHEET 29 OF 43				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">DEC FORM NO DEC 16-1381-1022-N30 DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		DEC FORM NO DEC 16-1381-1022-N30 DRA 108			
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
SHEET 29 OF 43																															
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
DEC FORM NO DEC 16-1381-1022-N30 DRA 108																															

ENGINEERING SPECIFICATION				CONTINUATION SHEET																											
TITLE		AR11 Circuit Description		TITLE		AR11 Circuit Description																									
<p>output voltage (Q62-base), I10 splits equally and <math>\frac{1}{2}</math> mA shows up in the collector of both Q61 and Q62. The Q61 collector current goes through D38 and R142 to the minus supply. Since the D38 diode matches the Q63 h-e drop and R142 and R143 have equal values, the Q63 collector current equals the Q61 collector current. For equal split of I10 between W61 and Q62, we therefore, have the current out of Q62 equal to the current into Q63, so that there is no net current into or out of C33. This gives us a stable output voltage. If the Q61-base voltage is lower than the Q62-base voltage, more of I10 goes through Q61 than Q62, so that the Q63 current is higher than the Q62 current and we have a net current flow out of C33. Consequently, the C33 voltage (which is also the voltage on the base of Q62) drops, until the Q62-base voltage equals the Q61-base voltage, at which point R10 again splits equally and a stable condition is reached. In this manner, the output voltage (Q62-base) follows the input voltage (Q61-base). Output impedance of this amplifier is approximately 50 ohms. The 47-ohm protection resistor R144 brings the output impedance up to 100 ohms. The Q61 and Q62 b-e junctions are protected for large steps by diodes D35 and D36. The amplifier is protected from "outsides-world" overvoltages by fusible resistor R144 and diodes D37 and D39.</p>				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">SHEET 30 OF 43</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		SHEET 30 OF 43				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">DEC FORM NO DEC 16-1381-1022-N30 DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		DEC FORM NO DEC 16-1381-1022-N30 DRA 108			
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
SHEET 30 OF 43																															
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
DEC FORM NO DEC 16-1381-1022-N30 DRA 108																															

ENGINEERING SPECIFICATION				CONTINUATION SHEET																											
TITLE		AR11 Circuit Description		TITLE		AR11 Circuit Description																									
<p><b>8.0 A/D CONVERTER</b></p> <p>The A/D circuitry is contained on three pages of the M7809 schematic: page 10, ADC (A/D Control), which contains all the A/D logic; page 11, ADCS (A/D Channel Select), which contains the input protection circuitry and analog multiplexer; and page 12, AD (A/D), which contains the sample-and-hold circuit and the actual A/D converter.</p> <p><b>8.1 A/V' Control</b></p> <p>The A/D Status Register high byte is contained in 74174 E63. It is cleared on BAS B INIT L, and loaded from BIO OUT 13, 11:08 H when the A/D Status Register and a high byte output operation are selected. The four-bit channel address and bipolar/bipolar bit are contained in the high byte of the status register.</p> <p>The A/D Status Register low byte is contained in 74175 E77. It is cleared on BAS B INIT L, and loaded from BIO OUT 06:04 H when the A/D Status Register and a low byte output operation are selected. Bit 6 is used to enable an interrupt on setting of the A/D done flag. Bit 5 enables an A/D conversion to start on overflow from the real-time clock. Bit 4 enables an A/D conversion to start on an external input.</p> <p>Bit 0 of the A/D Status Register is used for a program-controlled A/D conversion start. The A/D Status Register low byte load pulse goes through 7404 inverter E48 to one-shot E34. This one shot triggers on the register load pulse if BIO OUT 06 H is</p>				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">SHEET 31 OF 43</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		SHEET 31 OF 43				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">DEC FORM NO DEC 16-1381-1022-N30 DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		DEC FORM NO DEC 16-1381-1022-N30 DRA 108			
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
SHEET 31 OF 43																															
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
DEC FORM NO DEC 16-1381-1022-N30 DRA 108																															

ENGINEERING SPECIFICATION				CONTINUATION SHEET																											
TITLE		AR11 Circuit Description		TITLE		AR11 Circuit Description																									
<p>high, i.e. if a "1" is being loaded into the A/D Status Register bit 0. The one-shot time is nominally 8 <math>\mu</math>sec., which is long enough to allow for the analog multiplexer to settle to its new value before signalling the sample-and-hold to hold the signal, at which point the conversion begins. If it is desired to switch between bipolar and unipolar channels, a 7.5 Volt inter-channel difference is possible instead of the normal maximum of 5 Volts. In this case, W1 is connected, lengthening the one-shot time to 11 <math>\mu</math>sec, which is sufficient for the 7.5 Volt difference.</p> <p>At the end of the E34 delay, E34-12 goes high, setting the E44 "Hold" flip-flop, which commands the sample-and-hold circuit to hold the analog value for conversion. At the next occurrence of the HQP AD CLK H low-to-high transition (which could be anywhere from 0 to 2 <math>\mu</math>sec later), the E44 "Enable A/D" flip-flop is set, which signals the AM2504 successive approximation register (SAR) E26 to begin the A/D conversion. The SAR then sequences through the ten A/D bits, for each bit making its logical decision on the low-to-high transition of HQP AD CLK H, as a function of ADC COMP L. The AD CLK is a 2-<math>\mu</math>sec clock signal derived from the 1 MHz crystal oscillator by the E49 power supply counter. Consequently, it takes two microseconds for each "bit decision". The decision signal (COMP L) is derived from the output of the comparator (AD COMP H) by 7405 inverter E47. By jumpering AD COMP H (TP1) to ground, it is possible to bypass the analog circuitry</p>				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">SHEET 32 OF 43</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		SHEET 32 OF 43				<table border="1"> <thead> <tr> <th>SIZE</th> <th>CODE</th> <th>NUMBER</th> <th>REV</th> </tr> <tr> <th>A</th> <th>SP</th> <th>AR11-0-5</th> <th></th> </tr> </thead> <tbody> <tr> <td colspan="4">DEC FORM NO DEC 16-1381-1022-N30 DRA 108</td> </tr> </tbody> </table>		SIZE	CODE	NUMBER	REV	A	SP	AR11-0-5		DEC FORM NO DEC 16-1381-1022-N30 DRA 108			
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
SHEET 32 OF 43																															
SIZE	CODE	NUMBER	REV																												
A	SP	AR11-0-5																													
DEC FORM NO DEC 16-1381-1022-N30 DRA 108																															

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 Circuit Description			
<p>and simulate that comparator output which results in a 1777 conversion. By jumpering ADC COMP L (T80) to ground, it is possible to bypass the analog circuitry and simulate that comparator output which results in a <math>\#0000</math> conversion.</p> <p>After the least significant bit (AD<math>\#0</math>) has been resolved, ADC EOCPL goes low, so that E47-2, 6 are pulled high by R35. After one microsecond, HQP AD CLK H goes low, so that E47-2, 6 are pulled low by E47-2. This causes a low-to-high transition on E48-8, which loads the A/D Buffer Register (E39 and E43) with the converted value information contained on the SAR outputs AD <math>\#0:19</math> H.</p> <p>ADC EOCPL L is inverted by E48 to create ADC EOCP H. This is or'ed with BAS INIT H in E46 to create ADC CLR L. This signal resets the "Hold" and "Enable A/D" flip-flops to their original (0) states, and is input to SAR E26-14. This signal is present for two microseconds, until the next low-to-high transition of HQP AD CLK H, which then resets the SAR E26.</p> <p>Bit 0 of the A/D Status Register is held at "1" throughout the 8-usec A/D Start delay and the conversion interval by or-gate E28, which creates ADC AD STAT <math>\#0</math> (1) H from HOLD (1) L and the output of the 8-usec A/D Start delay one-shot.</p> <p>ADC EOCP H also sets the "AD DONE" flip-flop E45 on its loading edge. Its output ADC AD DONE (1) H is used as bit 7 of the A/D Status Register. When an A/D interrupt is enabled,</p>			
DEC FORM NO	DEC 16-(381)-1022-N370	SIZE	CODE
DRA 108		A	SP
		NUMBER	REV
		AR11-0-5	43
SHEET	33	OF	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 Circuit Description			
<p>8.2 A/D Analog Block Diagram Description</p> <p>The AR11 uses a unique auto-zeroing A/D configuration, in which the same amplifier front end is shared between the sample-and-hold and A/D comparator is such a manner as to cancel out its own offset and drift.* This configuration is shown in figure 7.</p>			
FIGURE 7: A/D Analog Block Diagram			

\* Patent pending

Amplifier A1 is the front end which is shared between the comparator and sample-and-hold. This amplifier is an operational transconductance amplifier, i.e. its input stage is that of an ordinary operational amplifier, but its output is a current source instead of a voltage source.

First let's consider the tracking, or "sample" mode of operation, in which S1 is open, S2 is down, and the feedback current source is off, i.e.  $I_{FbD/A} = 0$ . Under these conditions, A1 output current  $I_{out}$  is integrated and converted to a voltage by sample-and-hold output stage A2, so that the A1-A2 combination acts like an operational amplifier. The A2 output is fed back to the input of A1.

During "sample",  $V_{SH}$  was tracking the input voltage  $V_{in}$ . 1.e.  $V_{SH} = V_{in}$ . Consequently,  $n = 1024 V_{in}/V_{FS}$ , which is the desired A/D relationship. For  $V_{FS} = 5$  Volts, input voltages of 0 to 5 Volts (1023/1024) result in conversions of 0 to 1023, i.e. we have a unipolar input range.

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 Circuit Description			
<p>ADC AD INT ENA (1) H is high, so that setting the "AD DONE" flip-flop causes E56-11 to go low and E48-4 (ADC INT A H) to go high. This causes the A/D interrupt. When the interrupt is complete IV A INT DONE L goes low. This causes E56-3 to go high and E46-10 to go low, thereby resetting AD DONE. If the A/D interrupt is not enabled, AD DONE is not reset until a read operation is performed on the A/D Buffer Register. When this occurs, BAS IN L and BAS AD BUF L both go low, so that E46 goes high and E46-10 goes low, thereby resetting the "AD DONE" flip-flop. This flip-flop is also reset by BAS B INTL, acting through E56 and E46.</p> <p>An A/D conversion may also be started by either an external start signal or a clock overflow. The external start signal (J1-U) high-to-low transition fires one-shot E34 to create a 500-ns SEC ADC EXT ST (1) L is used as the external input by the real-time clock counter. ADC EXT ST (1) H is used by the real-time clock for its external interrupt and by the A/D for external starts. If the A/D external start is enabled, ADC EXT ENA (1) H is high, and ADC EXT ST (1) H on E68-3 causes E68-6 to go low, thereby setting the "HOLD" flip-flop and initiating the conversion sequence. If the clock overflow start is enabled, ADC AD CLK ENA (1) H is high, so that RTC CLK OVF/W H on E68-4 causes E68-6 to go low, thereby setting HOLD and initiating the conversion sequence.</p>			
SIZE	CODE	NUMBER	REV
A	SP	AR11-0-5	43
DEC FORM NO	DEC 16-(381)-1022-N370		
DRA 108			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE AR11 Circuit Description			
<p>to the A1 Input, so that the A1-A2 op amp is in a follower configuration, with the A2 output voltage tracking the selected analog input present on the inverting A1 Input.</p> <p>When it is time to do an A/D conversion, S2 switches from the down to the up position on setting of the "HOLD" flip-flop. This leaves integrator A2 with zero input, so that feedback capacitor C holds the A2 output voltage constant. This will now serve as the A/D input voltage. On setting of the "ENABLE AD" flip-flop zero to two microseconds later, the 16-channel analog multiplexer is disabled, so that the selected channel switch opens up, and S1 closes, putting a ground reference on the inverting input of A1. Under these conditions, A1 serves as the comparator input stage. A1 output current <math>I_{out}</math> is converted to a logic-compatible voltage level AD COMP H by output stage A3. This successive approximation logic now looks at AD COMP H and proceeds to find that value of <math>n</math> (<math>0 \leq n \leq 1023</math>) which results in zero input to amplifier A1. This occurs at <math>I_{fbD/A} = n I_{FS}/1024 = V_{SH}/R</math>; <math>n = 1024 V_{SH}/V_{FS}</math>. If we set the scaling such that <math>R_{fFS} = V_{FS}/V_{SH}</math>, the desired full-scale input voltage, we have <math>n = 1024 V_{SH}/V_{FS}</math>.</p> <p>During "sample", <math>V_{SH}</math> was tracking the input voltage <math>V_{in}</math>, i.e. <math>V_{SH} = V_{in}</math>. Consequently, <math>n = 1024 V_{in}/V_{FS}</math>, which is the desired A/D relationship. For <math>V_{FS} = 5</math> Volts, input voltages of 0 to 5 Volts (1023/1024) result in conversions of 0 to 1023, i.e. we have a unipolar input range.</p>			
SIZE	CODE	NUMBER	REV
A	SP	AR11-0-5	43
DEC FORM NO	DEC 16-(381)-1022-N370		
DRA 108			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>Now assume identical conditions in "sample" mode except that instead of <math>I_{FBDD}/A = 0</math> we turn on the most significant bit (MSB) so that <math>I_{FBDD}/A = I_{FS}/2</math>. Under these conditions, <math>V_{SH}</math> tracks the selected input voltage with an offset of <math>R_{FS}/2 = V_{FS}/2</math>. If <math>V_{FS} = 5</math> Volts, <math>V_{SH} = V_{in} + 2.5</math>, so that an input range to <math>-2.5</math> to <math>+2.5</math> corresponds to <math>V_{SH} = 0</math> to <math>+5</math> Volts. By turning on the MSB during "sample" we have transformed the unipolar input range into a bipolar input range, with the MSB of the feedback D/A acting as its own bipolar offset reference source. The unipolar/bipolar bit of the A/D Status Register controls the input range by controlling the state of the MSB during "sample".</p> <p>8.3 ADCS (A/D Channel Select)</p> <p>Page 11 of the M7809 schematic, ADCS (A/D Channel Select) contains the 16-channel analog multiplexer and switch S1 shown in figure 7 above.</p> <p>Each of the 16 analog input channels comes in through a 1K fusible resistor, which works in conjunction with the diodes of E5 and E11 to protect the AR11 analog multiplexers from input overvoltage conditions. The 16-channel multiplexer consists of two eight-channel PMOS multiplexer IC's E6 and E12. Each of these has three address lines <math>\#A2</math> which select one of eight switches, plus an enable line OE which enables the selected switch when high and turns off all switches when low.</p>			
DEC FORM NO	DEC 16-1381-1022-N370	SIZE	CODE
DRA 108		A	AR11- $\#5$
SHEET	37	OF	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>Switch S1 of figure 7 is implemented by FET Q11. During "sample", ADC ENA A/D (1) L is high, so that E18-12 is low and Q10 is off; R72 pulls the gate of Q11 down to <math>-14V</math> HQ and Q11 is off. When it is time to do a conversion, ADC ENA A/D (1) L goes low, E18-12 goes high, and Q10 turns on, with an emitter current of 12 Volts/20K = .6 mA. This current comes out the Q10 collector and turns on D15, so that Q10-C clamps at <math>+7</math> Volts. The gate of Q11 is at ground because of the D45 diode drop, so that Q11 turns on, bringing ADCS MUX NODE3 to ground. This provides a zero reference for A1 (of figure 7) during the conversion.</p> <p>ADC ENA A/D (1) L also goes to E28-10, 12, causing E28-8, 11 to go high and E18-2, 4 to go low. Thus both ADCS AD MUX # ENA H and MUX 1 ENA H are low and both multiplexers (E6 and E12) are disabled during the conversion. This allows Q11 to ground ADCS MUX NODE without having to sink any current except the bias current of A1.</p> <p>During "sample", ADC ENA A/D (1) L is high, so that E28 pins 9 and 13 are enabled. This allows address bit ADC AD MUX #3 H to select which of the two multiplexers is enabled - E6 is enabled on MUX # ENA H when AD MUX #3 H is high, E12 is enabled on MUX 1 ENA H when AD MUX #3 H is low.</p> <p>The three low-order address bits ADC AD MUX #0:#2 H are inverted by E18 to provide the address MUX #A2 L to the multiplexer IC's E6 and E12. Since E6 and E12 are NMOS chips, their D/A converter IC's E6 and E12. Since E6 and E12 are NMOS chips, their</p>			
DEC FORM NO	DEC 16-1381-1022-N370	SIZE	CODE
DRA 108		A	SP
SHEET	38	OF	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>logic thresholds are referenced to the <math>+14V</math> HQ supply. Therefore MUX A#2 L, AD MUX # ENA H, and AD MUX 1 ENA H are all 14V logic swings, implemented by open collector inverters in E18 logic swings, implemented by open collector inverters in E18 and 20K pullup resistors to <math>+14V</math> HQ.</p> <p>8.4 AD (Converter and Sample-and-Hold)</p> <p>Page 12 of the M7809 schematic (AD) contains the feedback D/A converter and the following circuits from figure 7: operational transconductance amplifier A1, sample-and-hold output amplifier A2, comparator output stage A3, and switch S2.</p> <p>The feedback resistor R of figure 7 is actually made up of R109 and R111. The feedback D/A converter is made up of an integrated circuit 8-bit current output D/A E22 and two higher-order discrete component bits, which function in the same manner as described in the D/A converter section. The two higher-order current sources are both nominally equal to 4 Volts/1.25K = 3.2 mA. The MSB (bit 9) current source "sees" the total resistance R109 + R111, approximately 800 ohms, so that its value is 2.5 Volts, or one-half of full-scale. The bit 8 current source "sees" only R111, approximately 400 ohms, so that its value is 1.25 Volts, or one-quarter of full-scale.</p> <p>During "sample", ADC ENA AD (1) L is high, so that ADC UNITPOLAR H on E17-9 controls the level of E17-10. Since the SAR (E26) was reset at the end of EOCP on the previous conversion, ADC AD#9 H is high, and E17-13 is high for unipolar and low for</p>			
DEC FORM NO	DEC 16-1381-1022-N370	SIZE	CODE
DRA 108		A	AR11- $\#5$
SHEET	39	OF	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>current. This turns on Q32, so that the gates of Q60 and Q70 are at <math>+14V</math> HQ. Therefore Q60 and Q70 are off and the E22 output current is diverted into D48, so that the bit <math>\#7</math> current is effectively off. During the conversion ENA A/D (1) L is low, E17-1 is high, Q32 is off, and Q60 and Q70 are held on by R96 between gate and source. The E22 bit <math>\#7</math> output current then goes through Q60 and Q70, D18 and D19, and "sees" R111, approximately 400 ohms, so that its value is (3.2 mA) (400 ohms) or 1.25 Volts, which is the desired one-quarter of full-scale.</p>			
DEC FORM NO	DEC 16-1381-1022-N370	SIZE	CODE
DRA 108		A	SP
SHEET	40	OF	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>Operational transconductance amplifier A1 is made up of Q35, Q36 and Q40, biased by current source ABS 16-2 mA. If the base voltages of Q35 and Q36 are equal, I6 will split up with <math>1\frac{1}{2}</math> mA going into Q35 and <math>\frac{1}{2}</math> mA going into Q36, due to the balanced emitter resistors R106 and R107. The <math>1\frac{1}{2}</math> mA current from the collector of Q35 is "reflected" by Q40, because the D27 diode drop matches the Q40 b-e drop and R112 and R113 are equal in value. Since the Q36 collector is sourcing <math>\frac{1}{2}</math> mA, and Q40 is sinking <math>1\frac{1}{2}</math> mA, there is a net 1 mA current flowing in the direction from the Q46, Q47 emitters into the Q36, Q40 collectors. This is balanced by the 1 mA current source ABS 18, which flows down through Q44 and Q47 during "sample" and through Q43, Q45 and Q46 during "hold". The difference between this nominal 1 mA and the actual Q36, Q40 current, due to a non-zero Q35-Q36 base difference voltage, acts as the error current into sample-and-hold output stage A2 (Q49, Q50, C28) during "sample" and into comparator output stage A3 (Q48) during "hold".</p> <p>Switch S2 of figure 7 is actually the current switching network consisting of Q41 through Q47. If ADC HOLD (1) L is high, the circuit is in the sample state. In this condition the bases of Q41 and Q43 are at +5 Volts. The bases of Q42 and Q44 are at +3 Volts, set up by R12-1.5 mA and the 2K pot R114. Since the Q44 base voltage is lower than the Q43 voltage, Q44 is on and I8 takes the right-hand path. Since the Q42 base voltage is lower</p>			
DEC FORM NO	DEC 16-3811-16-2-N370	SIZE	CODE
DRA 108		A	SP
		AR11-6-5	
		NUMBER	REV
		41	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>than the Q41 voltage, Q42 is on and I7-.5 mA goes down into R117 instead of R116. Therefore the base of Q47 is higher than the base of Q46, and Q47 is on, allowing I8 to continue on into the A1 output. During "hold", HOLD (1) L is low, so that the Q41, Q43 base voltage is +1.4 Volts. Since the 3-Volt Q42, Q44 base voltage is now higher, I7 and I8 take the left-hand paths, through Q41 and Q43 respectively. Common base stage Q45 transmits the I8 current from Q43 on into Q46, which is now on instead of Q47 because I7 is now going into R116 instead of R117.</p> <p>During "hold", diodes D28 and D29 and transistor Q45 form a feedback path for amplifier A3 (Q48) clamping the comparator output AD COMP H at +2 Volts high and +.8 Volts low.</p>			
<p><b>8.5 Successive Approximation Waveforms</b></p> <p>The AR11 A/D converter uses a successive approximation algorithm in which, initially, all ten bit current sources are on. The current sources are then turned off one at a time (MSB first), and after a two-microsecond settling time, a decision is made (on the basis of all the remaining current sources which are still on) as to whether to leave the current source off or to turn it back on. At the "decision time", if the approximation voltage (TP A) is below zero, the bit current source in question is left in the off state, and a "0" results; if the approximation voltage (TP A) is above zero, the bit current source in question is turned</p>			
DEC FORM NO	DEC 16-3811-16-2-N370	SIZE	CODE
DRA 108		A	SP
		AR11-6-5	
		NUMBER	REV
		42	43

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Circuit Description		
<p>back on, and a "1" results. Negative voltage at TP A results in AD COMP H at +2 Volts; positive voltage at TP A results in AD COMP H at +.8 Volts. The approximation voltage (TP A) is a staircase with both plus and minus steps, "zeroing in" on a threshold voltage near zero. Each of the ten steps has one-half the magnitude of the previous step.</p>			

DEC FORM NO	DEC 16-3811-16-2-N370	SIZE	CODE
DRA 108		A	SP
		AR11-6-5	
		NUMBER	REV
		43	43

DEC FORM NO	DEC 16-3811-16-2-N370	SIZE	CODE
DRA 108		A	SP
		AR11-6-5	
		NUMBER	REV
		43	43

DIGITAL EQUIPMENT CORPORATION		DATE 9/30/74				
ENGINEERING SPECIFICATION		CONTINUATION SHEET				
TITLE ARII Troubleshooting Procedure		REVISIONS				
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

TABLE OF CONTENTS

1.0 SCOPE	2
2.0 RELATED DOCUMENTS	2
3.0 ARII MAINTENANCE PHILOSOPHY	3
4.0 DESCRIPTION OF DIAGNOSTICS	3
4.1 ARII Test I (logic) MAINDEC-11-DZARA-A	3
4.2 ARII Test II (analog) MAINDEC-11-DZARH-A	4
4.3 ARII Test III (wraparound) MAINDEC-11-DZARC-A	5
4.4 DEC/X11 Module MAINDEC-11-DXARA-A	8
5.0 TEST POINTS	9
6.0 TROUBLESHOOTING	10
6.1 Troubleshooting Flow	10
6.2 Wraparound Problem - Logic or A/D, D/A?	12
6.3 A/D or D/A?	12
6.4 A/D Logic or Analog?	14

ENG. *John J. Conroy* 10/1/74 APPROV. *John J. Conroy* 10/1/74  
DEC 6-3921-1074-1971

SIZE A	CODE SP	NUMBER ARII-0-6	REV
--------	---------	-----------------	-----

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET				
TITLE ARII Troubleshooting Procedure		REVISIONS				
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

This document covers troubleshooting procedures for the ARII one-module real-time analog subsystem. The ARII consists of 16-channel 10-bit A/D converter with sample-and-hold, scope control with two 10-bit D/A converters and the associated logic, and programmable real-time clock. Since the ARII is an SPC Unibus option, it also contains a Unibus interface. Since the ARII draws power only from the +5V logic power supply, it also contains a dc-to-dc converter to supply +14V power for the analog circuitry.

2.0 RELATED DOCUMENTS

The following material should be referenced when using this document:

2.1 ARII User's Guide DEC-11-HARUG-A-D
2.2 M7809 (ARII) circuit schematics D-CS-M7809-0-1*
2.3 ARII System Installation/Acceptance Procedure A-SP-ARI1-0-4*
2.4 ARII Circuit Descriptions A-SP-ARI1-0-5*
2.5 ARII Diagnostic Listings
2.5.1 ARII Test I (logic) MAINDEC-11-DZARA-A
2.5.2 ARII Test II (Analog) MAINDEC-11-DZARH-A
2.5.3 ARII Test III (wraparound) MAINDEC-11-DZARC-A
2.5.4. DEC/X11 Exerciser Module MAINDEC-11-DXARA-A
2.6 Manufacturer's manual for XY display scope or storage scope being used with the ARII.

\*Included in ARII customer print set

SIZE A	CODE SP	NUMBER ARII-0-6	REV
--------	---------	-----------------	-----

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET				
TITLE ARII Troubleshooting Procedure		REVISIONS				
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

3.0 ARII MAINTENANCE PHILOSOPHY

The ARII logic is to be repaired in the normal manner. The ARII analog circuitry is to be repaired only in the ARII option area. If any analog failures occur either in system integration (FA & T) or in the field, the ARII is to be board-swapped and returned to the option area for repair. Likewise, no analog adjustments are to be attempted in FA & T or in the field. All potentiometers are sealed after final adjustment in the option area, and from then on are considered to be fixed resistors. All ARII's have been burned in to assure the reliability necessary for successful implementation of this board-swap maintenance philosophy.

It is the intent of this procedure and of the ARII diagnostics to provide the tools necessary to troubleshoot and repair all digital logic problems, to verify analog performance, and, if A/D or D/A problems are detected, to isolate the problem to either the digital or analog circuitry so that a decision can be made whether to repair the board (digital problem) or to board-swap and return to the option area (analog problem). Field (and FA & T) repairs may be made on the dc-to-dc converter (analog power supply).

4.0 DESCRIPTION OF DIAGNOSTICS

4.1 ARII Test I (logic) MAINDEC-11-DZARA-A

This diagnostic does a complete checkout of all ARII logic - Unibus interface, interrupts and vectors, real-time clock,

SIZE A	CODE SP	NUMBER ARII-0-6	REV
--------	---------	-----------------	-----

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET				
TITLE ARII Troubleshooting Procedure		REVISIONS				
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

The diagnostic is set up to automatically test multiple ARII's installed in a system provided that the following conditions are met: first (or only) ARII address 770400, vector 340; additional ARII's 2<sup>0</sup> higher and sequential, e.g. 770420 and 360, 770440 and 400, etc.; address which is 2<sup>0</sup> higher than the last ARII address must be unused, e.g. 770420 in system with one ARII, 770460 in system with three ARII's. Otherwise patch location ARADD with the address of the first ARII and location ARVCT with the vector of the first ARII. If an unused address is not left after the last ARII, it is necessary to inhibit testing of more than one ARII by patching 5003 into the 3\$ location after location RBEG.

Refer to the diagnostic listing for detailed instructions, switch settings, etc. If an error occurs, the printout identifies the address of the failing register, so that the faulty ARII in a system with multiple ARII's can be identified. Set front console SW09 = 1 to loop on the error and troubleshoot using the diagnostic listing, ARII schematic and ARII circuit Descriptions.

4.2 ARII Test II (analog) MAINDEC-11-DZARH-A

This diagnostic has three major uses - a calibration, check (used with an EDC calibrated DC voltage source) for normal ARII acceptance testing; on-going analog verification testing by users who do not have the BG5036 wraparound maintenance option; and

SIZE A	CODE SP	NUMBER ARII-0-6	REV
--------	---------	-----------------	-----

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Troubleshooting Procedure			
<p>Checkout of the scope control and scope when the ARI1 is interfaced to an oscilloscope. These applications are described in detail in sections 4.4, 4.5 and 4.6 of the ARI1 System Installation/Acceptance Procedure.</p> <p>This diagnostic tests only one ARI1 at a time. For an ARI1 with address 770400 and vector 34H, no patches are needed. Otherwise, patch location ARIADD with the address of the ARI1 and location ARVCT with the vector. Program start location is 2000. Refer to the diagnostic listing for detailed instructions.</p>			
<p>4.3 ARI1 Test III (wraparound) MAINDEC-11-DZARC-A</p> <p>The wraparound diagnostic enables the ARI1 to test itself, in conjunction with a G5036 wraparound module, which is connected to the ARI1 through a BC08-R cable. The two D/A converters are combined in various manners using resistive dividers on the G5036 module and sent back into the A/D inputs. Consequently, both X and Y D/A's are tested by the A/D converter, and the A/D is tested by the D/A converters. Because the D/A's are divided down before going into the A/D, test resolution far better than 1 LSB is attained. In addition, the analog power supply levels (<math>\pm 14</math> Volts) are divided down and used as inputs, allowing test of the dc-to-dc converter; the four scope control logic outputs (ERASE L, NON-STORE L, CH02 L, and WRITE-THRU L) are used as inputs, allowing parametric tests of their high and low output levels; the CH02 L output</p>			
DEC FORM NO DEC 16-(381)-1022-N370	SHEET 5 OF 15	SIZE A	CODE SP
DRA 108		NUMBER ARI1-0-6	REV

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Troubleshooting Procedure			
<p>is fed back into the ERASE RET input, allowing test of the storage scope erase return handshaking logic; and the scope INTENSIFY output is fed back into the A/D external start input, allowing tests of both functions. Since all A/D input channels are used (at different input voltage levels), the wraparound module also provides a complete functional check on the A/D input multiplexer. Use of the various A/D channels by the wraparound test is as follows:</p> <p>CH01: Switchable between "g", a hard ground used in the wraparound program, and "E", a split lug useful for connecting an (EDC) calibrated DC voltage source.</p> <p>CH1: Ground through 100K resistor, used for bias current test.</p> <p>CH2: +5 VHQ power, divided down to +1 Volt nominal.</p> <p>CH3: Positive analog supply, divided down to +2.5 Volts nominal.</p> <p>CH4: Negative analog supply, divided down to -2.5 Volts nominal.</p> <p>CH5: Coarse X and fine Y, Voltage <math>\frac{1}{2}X + 1/100Y</math>, Code X + 1/50V.</p> <p>CH6: Coarse Y and fine X, Voltage <math>\frac{1}{2}Y + 1/100X</math>, Code Y + 1/50X.</p> <p>CH7: Fine Y, Voltage 1/100Y, Code 1/50V</p> <p>CH10: Fine X, Voltage 1/100X, Code 1/50X</p> <p>CH11: DirectX</p> <p>CH12: DirectY</p> <p>CH13: ERASE L</p> <p>CH14: WRITE-THRU L</p> <p>CH15: NON-STORE L</p> <p>CH16: CHANNEL #2 L</p>			
DEC FORM NO DEC 16-(381)-1022-N370	SHEET 6 OF 15	SIZE A	CODE SP
DRA 108		NUMBER ARI1-0-6	REV

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE ARI1 Troubleshooting Procedure			
<p>CH17: +5 VHQ power, divided down to +4 Volts nominal.</p> <p>Using the above inputs, the wraparound diagnostic MAINDEC-11-DZARC-A tests the following:</p> <ol style="list-style-type: none"> <li>Scope intensity pulse, external A/D start</li> <li>Storage scope handshaking logic - Erase return, etc.</li> <li>Scope control output logic high and low levels</li> <li>Analog power supply levels</li> <li>Functional check on all 16 channels of A/D input</li> <li>A/D input bias current</li> <li>Calibration of X D/A vs. A/D, Y D/A vs. A/D</li> <li>Linearity of X D/A vs. A/D, Y D/A vs. A/D</li> <li>Differential Linearity of A/D, X D/A, Y D/A</li> <li>A/D inter-channel settling, plus full-scale and minus full-scale</li> <li>Noise levels - rms and peak - A/D bipolar, A/D unipolar, X D/A, Y D/A</li> <li>Offset - A/D bipolar, A/D unipolar, X D/A, Y D/A</li> </ol> <p>In each of the above tests, the numerical results are compared to spec limits, and if everything passes, "END PASS" is printed out. A failure results in a corresponding error printout. Numerical results can be printed out by setting front console SW12 = 1. The wraparound diagnostic is set up to automatically test multiple ARI1's installed in a system. Provided that the following</p>			
DEC FORM NO DEC 16-(381)-1022-N370	SHEET 7 OF 15	SIZE A	CODE SP
DRA 108		NUMBER ARI1-0-6	REV

DEC FORM NO DEC 16-(381)-1022-N370  
DRA 108

SHEET 8 OF 15

ENGINEERING SPECIFICATION						CONTINUATION SHEET	
TITLE		AR11 Troubleshooting Procedure					
		at the time of A/D conversion, true worst case noise levels are measured, under conditions of full system interaction. If an error is detected (any of the noise levels exceeds its spec limit), the program measures average value and peak-to-peak spread on the +5 VHQ and +14 V power supplies, and reports these along with the error message.					
		If the exerciser senses that the G5036 module is not present, it executes a routine which takes conversions on each of the 16 channels, and displays the on the screen of the scope driven by the AR11. Each channel is displayed in turn for about three seconds.					
		5.0 AR11 TEST POINTS					
		The following test points are available on the AR11 module for troubleshooting purposes:					
		TPC: "Clock" - a 1 MHz TTL square wave output from the clock oscillator circuit. If this point is wrong, all bets are off, so that this is a good "quick look" first check for any AR11 problem.					
		TPG: "Logic Ground" - use for scope ground when checking AR11 logic signals. Scope should be floating to avoid ground loops.					
		TPHQ: "High Quality Ground" - use for scope ground when looking at AR11 analog signals. Scope should be floating to avoid ground loops.					
		TP+: "+14 VHQ" - positive analog supply.					
		TP-: "-14 VHQ" - negative analog supply. If TP+ and TP- are less					
		SIZE	CODE	NUMBER	REV		
		A	SP	AR11-0-6		SHEET	9 OF 15

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	AR11 Troubleshooting Procedure	SIZE	CODE
than $\pm 13$ Volts, analog problems may occur. The $\pm 14$ V levels should be checked first when verifying an analog problem.		A	AR11- <del>0</del> -6
TPPD: "Power Driver"- the power square-wave drive used in the dc-to-dc converter. This point is a good "quick look" first check for any $\pm 14$ V power supply problem.		SP	AR11- <del>0</del> -6
TP0, TPI: Used for "all 0's" and "all 1's" jumpers. See section 6.4 below.			
TPSH: Sample-and-Hold output - tracks the selected analog input signal $\pm .8$ Volts (unipolar) and $\pm 3.3$ Volts (bipolar).			
TPA: "A/D Approximation" - tracks the selected analog input signal during "sample", and zeroes in on ground in a series of decreasing plus and minus 2-microsecond steps during "hold".			
TPE: "Enable A/D" - useful for external scope trigger to synchronize scope presentation to A/D conversion when looking at TPA.			
6.0 TROUBLESHOOTING		6.1 Troubleshooting Flow	
It will be useful to follow the flow of figure 1 below in troubleshooting an AR11. All troubleshooting of logic and dc-to-dc converter power supply should be done with reference to the AR11 schematics and AR11 Circuit Descriptions. Test points which are useful at the various points in the flow chart are indicated on the flow chart.		15	
DEC FORM NO DEC 16-1381-1022-N370	DRA 108	SHEET	10 OF





Figure 1: AR11 troubleshooting flow


	SIZE	CODE	NUMBER	REV
	SP	A	AR11-G-6	
			SHEET 12	OF 15

DEC FORM NO DEC 16-1381-1022-N370  
DRA 108





## AR11, Analog Real-Time Module



### FEATURES

- Low Cost
- Compact
- Convenient interfacing and mounting
- Capabilities include:
  - A/D converter—auto zeroing technique (patent pending)
  - 16-channel multiplexer, with sample and hold
  - Programmable clock
  - Scope display control with 2 D/A converters
  - UNIBUS interface logic

### DESCRIPTION

The AR11 is a compact analog real-time subsystem for use with the PDP-11 family of computers. Included in the subsystem are a 10-bit analog/digital converter, two 10-bit digital/analog converters, a crystal controlled clock, scope control, a 16-channel multiplexer, and a sample and hold circuit. Operation and selection of

functions is under software control. Programming is subset-compatible with the LPS11, Laboratory Peripheral System, which is a more comprehensive analog processing system. The LPS11 is used for the larger and more demanding laboratory applications.

### A/D Converter System

The 10-bit A/D Converter samples analog data at specified rates and allows the program to store the equivalent digital value for subsequent processing. Sample and hold circuitry ensures accurate conversions, even on rapidly changing signals, by holding the input voltage constant until the process is completed. The maximum throughput rate for a single channel is approximately 35 kHz. A 16-channel single-ended multiplexer is included. The input voltage range is program selectable for unipolar (0V to +5V), or bipolar (-2.5V to +2.5V) operation.

### Display Control

The display control displays data in the form of a 1024 by 1024 dot array. Under program control, a bright dot may be produced at any point in this array. A series of these dots may be programmed to produce graphical output. The display control is primarily used with DIGITAL's VR14 display. However, it has the capabilities to operate with the Tektronix 602 and 604 display scopes and the 603, 611, and 613 storage scopes. It can also drive an X-Y analog recorder. The display control offers four program-controlled modes in which the scope can intensify a point. There are two 10-bit D/A converters with either a  $\pm 5V$  or a  $\pm 0.5V$  full scale output and all the necessary circuitry for scope control.

### Programmable Clock

The programmable clock offers several methods for accurately measuring and counting time intervals or events. It can be used to synchronize the central processor to external events, count external events, measure intervals of time between events, or provide interrupts at programmable intervals. It can be used to start the A/D converter at predetermined intervals or from an external logic input.

The clock operates in one of two program modes: single interval or repeated interval. There are seven programmable frequencies: 1 MHz to 100 Hz, an external input, and an auxiliary input (on the backplane wiring).

An 8-bit counter can be preset for a number of time pulses or events to occur before an interrupt (or A/D counter start) is initiated. This counter can be read from the processor at any time to determine timing status.

### PACKAGING

The complete AR11 subsystem electronics are contained on one single hex module that can mount in either of the two center slots of a DD11-B system unit, or within the CPU mainframe assembly. All external connections are made via a Berg connector (supplied with mating plug) which is mounted on an outside corner of the module.

Two types of cables are optionally available, BC11L-20 and BC08-R. The BC11L-20 is a 20-foot cable with a Berg connector on one end, open on the other end. The BC08-R is a Berg-to-Berg cable which connects the AR11 to the H322 Signal Panel, a general-purpose distribution panel with screw terminals. Signals from one or more of the user's devices may be brought into the screw terminals on the panel.

No external analog supply voltages are required. A unique DC to DC converter without transformer uses the +5V logic power to generate the high-quality positive and negative voltages needed by the AR11.

### PROGRAMMING

There are 8 registers used for control and data. The address of the first register is selectable in increments of 20, between 770 000 and 777 760. With a starting address of 770 400, the arrangement is:

Register	Address
A/D Status	770 400
A/D Buffer	770 402
Clock Status	770 404
Clock Buffer	770 406

Display Status	770 410
X Buffer	770 412
Y Buffer	770 414
Clock Counter	770 416

There are three interrupt vectors, with the address of the first address vector selectable in increments of 20. If the first vector is at 300, the arrangement is:

Vector	Address	Priority Level
A/D	300	BR6
Clock	304	BR6
Scope Control	310	BR4

### SPECIFICATIONS

#### A/D Converter System

Input voltage range:	0 to +5V, or -2.5V to +2.5V, program selectable
Resolution:	10 bits (1 part in 1024)
Accuracy at 25°C:	$\pm 0.1\%$ of full scale
Linearity:	$\frac{1}{2}$ LSB
Conversion time:	22 to 24 $\mu$ sec
Number of input channels:	16
Input impedance:	10M ohms, min.
Settling time; (MUX plus S & H):	8 $\mu$ sec, max. (5-volt step)

#### Scope Control

D/A Output voltage range:	-5V to +5V, or -0.5V to +0.5V, jumper selectable (2 D/A's)
Resolution:	10 bits
Accuracy at 25°C:	$\pm 0.1\%$ of 10V full scale, or $\pm 2\%$ of 1V full scale
Scopes controlled:	VR14, Tektronix scopes including storage scopes

#### Programmable Clock

Clock rates:	1MHz 100 kHz 10 kHz 1 kHz 100 Hz
	crystal controlled
	external logic input
	auxiliary frequency input
Operating modes:	single interval
	repeated interval
Counter size:	8 bits
Preset register size:	8 bits
Accuracy:	$\pm 0.005\%$
External input:	TTL logic
Aux. freq. input:	TTL logic, accessible on backplane

#### Mechanical

Mounting:	1 hex module slot
User Interface:	Berg connector on the module




#### Power

4A at +5V
-----------

#### Environment

Operating temperature:	15°C to 52°C, system ambient
Relative humidity:	10% to 90%

FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE  
RIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY.  
BY DIGITAL EQUIPMENT CORPORATION



C INTR = A/D CH 2  
X CUR = A/D CH 1  
Y CUR = A/D CH 0

D1,D2,D3,D4	D664 DIODE	1100114
C5	CAPACITOR 6.8 μF	10053CE
SI	SWITCH E-63-00A (CHERRY)	1209782
C2,C4	CAPACITOR 20μF	1002839
R1,R2,R5,R10,R11	RESISTOR 10Ω	1301317
C1,C3	CAPACITOR .01μF	1001610
R3,R4	RESISTOR 3.3 K	1300439
R8,R9	RESISTOR 2.5 K	130030E

